

Deliverable D4.1:

Report on alternative technologies to k-NET for classification tasks





European Commission Horizon 2020 European Union funding for Research & Innovation

| Project: | k -space N eural computation with | Main author: | Dr. Isabella Boventer | |
|--------------------------|---|----------------------|---------------------------------------|--|
| | magnEtic exciTations Main | | Dr. Abdelmadjid Anane, | |
| Short name: | k-NET | Contributors: | Dr. Gyorgy Csaba, Dr. Joo- Von-Kim | |
| Document ID: | R-D4.1 | Grant number: | 899646 | |
| Due date: | December 31, 2021 | | | |
| | | Dissemination level: | Public | |
| Coordinator: | CNRS | Project | Dr. Abdelmadjid Anane | |
| | | coordinator: | | |
| Call identifier: | H2020-FETOPEN-2018-2019-2020 | | | |
| Work Package: | WP4: Classification proof of concept | | | |
| Project Starting Date: | 01/01/2021 | | | |
| Project Duration: | 42 months | | | |
| Version of the document: | 1.0: First version of the D4 | 4.1 | | |

Disclaimer:

The k-NET project has received financial support from the European Union's Horizon 2020 research and innovation programme under grant agreement No. 899646. However, this document reflects only the k-NET Consortium's view and the Commission cannot be held responsible for any use that may be made of the information it contains.





Table of Contents

| 1. | | Beneficiaries list: | | | |
|----|---------------------------|---------------------|----------------|--|------|
| 2. | Project abstract: | | | | |
| 3. | Purpose of the document:5 | | | | |
| 4. | | Gen | eral i | ntroduction to neuromorphic computing | 5 |
| 5. | . k-NET: Approach | | | | 7 |
| | 5.: co | L. mpu | Enta ting . | nglement between Hardware and Software development for AI and neuromorphic | 9 |
| 6. | | Ove | rview | v state-of-the art neuromorphic hardware implementations: general remarks | 10 |
| | 6.2 | 1. | Desc | cription of neuromorphic neural networks based on CMOS technology | 12 |
| | 6.2 | 2. | Men | nristive: | 13 |
| | 6.3 | 3. | Hyb | rid CMOS-memristive systems | 15 |
| | 6.4 | 1. | Desc | cription of neuromorphic neural networks based on photonics | 16 |
| | 6.5 | 5. | Desc | cription of neuromorphic neural networks based on spintronics | 16 |
| | | 6.5.1 | L. | Magnetic tunnel junctions (MTJs) | 16 |
| | | 6.5.2 | 2. | Antiferromagnets | 18 |
| | | 6.5.3 | 3. | Spin-orbit torque (SOT) [87]–[89] | 18 |
| | | 6.5.4 | 1. | Skyrmions | 18 |
| | | 6.5.5 | 5. | Domain wall propagation | 18 |
| | 6.6 | 5. | Desc | cription of neuromorphic neural networks based on low dimensional devices | . 19 |
| | 6.7 | 7. | Othe | er approaches: Organic materials | 20 |
| | 6.8 | 3. | Spin | wave-based approaches such as k-NET: Assets of magnonics | 20 |
| | | 6.8.1 | L. | Inverse-designed magnonic scatterers | 21 |
| | | 6.8.2 impl | 2. emei | k-NETs envisioned assets compared to other neuromorphic hardware ntations. | . 21 |
| 7. | | Tech | nolo | gy comparison: Different approaches for classification tasks: | . 22 |
| | | 7.1. | G | eneral introduction: Discussion on DNNs and SNNs for training and classification | . 22 |
| | 7.2 | 2. | Class | sification tasks accomplished with different hardware approaches: | . 24 |
| | | 7.2.1 | L. | CMOS | . 24 |
| | | 7.2.2 | 2. | SPINTRONICS | . 26 |
| | | 7.2.3 | 3. | LOW-DIMENSIONAL STRUCTURES | . 27 |
| | | 7.2.4 | 1. | Classification performed with memristor devices | . 27 |
| | | 7.2.5 | 5. | Hybrid CMOS-memristor devices for classification tasks | 28 |
| | | 7.2.6 | 5. | Classification tasks with Photonics | 29 |
| 8. | | Cond | clusic | on on report for deliverable 4.1 and classification directives for k-NET | 29 |
| 9. | | Refe | renc | es: | . 30 |



1. Beneficiaries list:

| No | Name: | Short name: | Country: |
|----|--|----------------|----------|
| 1 | CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE CNRS | CNRS | France |
| 2 | AGENCIA ESTATAL CONSEJO SUPERIOR DEINVESTIGACIONES CIENTIFICAS | CSIC | Spain |
| 3 | COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVES | CEA | France |
| 4 | WESTFAELISCHE WILHELMS- UNIVERSITAET MUENSTER | WWU | Germany |
| 5 | C.R.E.A.T.E. CONSORZIO DI RICERCA PER L'ENERGIA L AUTOMAZIONE E LE TECNOLOGIE DELL'ELETTROMAGNETISMO | CREATE | Italy |
| 6 | PAZMANY PETER KATOLIKUS EGYETEM | РРКЕ | Hungary |
| 7 | THALES SA | THALES | France |

2. Project abstract:

Artificial neural networks represent a key component of neuro-inspired computing for non-Boolean computational tasks. They emulate the brain by using nonlinear elements acting as neurons that are interconnected through artificial synapses. However, such physical implementations face two major challenges. First, interconnectivity is often constrained because of limits in lithography techniques and circuit architecture design; connections are limited to 100s, compared with 10000s in the human brain. Second, changing the weight of these individual interconnects dynamically requires additional memory elements attached to these links.

Here, we propose an innovative architecture to circumvent these issues. It is based on the idea that dynamical hyperconnectivity can be implemented not in real space but in reciprocal or k-space. To demonstrate this novel approach, we have selected ferromagnetic nanostructures in which populations of spin waves – the elementary excitations – play the role of neurons. The key feature of magnetization dynamics is its strong nonlinearity, which, when coupled with external stimuli like applied fields and currents, translates into two useful features: (i) nonlinear interactions through exchange and dipole dipole interactions couple potentially all spin wave modes together, thereby creating high connectivity; (ii) the strength of the coupling depends on the population of each k mode, thereby allowing for synaptic weights to be modified dynamically. The breakthrough concept here is that real-space interconnections are not necessary to achieve hyper-connectivity or reconfigurable synaptic weights.

The final goal is to provide a proof-of-concept of a k-space neural network based on interacting spin waves in low-loss materials such as yttrium iron garnet (YIG). The relevant spin wave eigenmodes are in the GHz range and can be accessed by microwave fields and spin-orbit torques to achieve k-space Neural computation with magnEtic excitations.





3. Purpose of the document:

The k-NET project proposes a new architecture for the realization of neural networks for neuromorphic computing and artificial intelligence by the operation in wavevector k-space. This drastically enhances the systems interconnectivity while minimizing physical circuitry and energy consumption of the neuromorphic hardware architecture. The radical new approach of k-NET will also have implications on algorithms where neuromorphic computing is used for machine learning and classification tasks such as vowel or image recognition. Prior to any benchmarking, as a nascent approach at an early stage of the k-NET project, a survey on alternative technologies for the neuromorphic hardware and the respective classification tasks is necessary. In this report, we thus present a state-of-the art survey of alternative technologies, their physics, and their application for neuromorphic algorithms for classification tasks in the following course of the project.

This document is related to the Task 4.1: "Choose and Study" which has the objective to identify the "place" of our technology in the landscape of neuromorphic applications, with a particular focus on object classification.



4. General introduction to neuromorphic computing

Figure 1: General overview: Artificial neural networks as a subset of machine learning and artificial intelligence, respectively. **(a)**. **(b)** Current two main hardware architectures: **Top:** Type of artificial neural networks (ANN) emulating neurons by real-valued mathematical functions using nonlinear-activation functions towards the output, continuously driven and mostly in forms of. multi-layer perceptrons (deep neural network) employing hidden layers. Backbone of training methods for applications such as pattern classification and speech recognition using supervised techniques such as backpropagation methods. Usually implements with von-Neumann platforms (e.g., GPU etc.). **Bottom:** Brain inspired networks for artificial intelligence: Spiking neural networks (SNN)(a)-(b) adapted from V. Milo et al., Mat. **13**, 166 (2020) (c) Adapted from S. Dutta et al., Front. Neurosci. **14**, 634 (2020)

The fourth industrial revolution towards an industrialized society 4.0 is in full swing and is going to introduce yet another paradigm shift in the way, we live, work, trade and communicate. Inextricably linked to this transformation is an exponentially growing demand for data storage, communication and



information processing capabilities. If the requested demands should be provided by technology using CMOS based and classical von Neumann architectures, it is envisioned to exceed the global energy production by 2040 [1]. Thus, new means to satisfy the growing data demand while simultaneously facing the consequences of global warming and hence ways to minimize the global CO₂ footprint of the future technologies, are necessary. At the core of the industry 4.0, is the utilisation of artificial intelligence (AI) for optimization, intelligent, self-learning connection of machines, processes & production which not only employs state-of the art means of information and communication technology but also shapes the way we treat data and communicate itself. Although it is still under investigation by neuroscientists, the human brain is the best-known computation unit in terms of speed, energy efficiency, memory learning and optimization capabilities. Thus, key to artificial intelligence are approaches which aim to "emulate" the human brain via physical neuromorphic hardware implementations and "simulate" the learning and optimization via dedicated algorithms (depending on the specific choice of hardware). Up to date, classical digital computation and mostly the basis of current most mature AI system uses traditional artificial neural networks (ANN) (**c.f. Figure 1(a)-(b)**).

For instance, ANN have been shown [2]–[4] to be well suited for efficient data driven modelling tools widely used for nonlinear system dynamic modelling and identification. However, the human brain does not use bits for computing operations and deterministic data transmission but employs neurons and likely transmits in a nonlinear manner the data via stochastic spikes - short, voltage-based increases above a certain threshold ("leaky integrate and fire operation"). These spikes are transmitted to other neurons via thousands of synapses. Then, the receiving neuron processes the input information (sum of charges from each spike) in a weighted sum operation, where each synapse carries its own synaptic weight to the desired output, forming a spiking neural network (SNN) (cf. Figure 1 (c)). However, memory and processor are not physically separated in the brain, thus not suffering from the inevitable hurdle of classical digital computation, the "von-Neumann Bottleneck" [5] (separation between memory and processing unit in von-Neumann architectures=modern computers), drastically increasing the energy for inference and learning processes. Thus, one core advantage of neuromorphic computing is the ultra-low energy consumption, and any type of existing hardware implementation seeks to implement the neuron & related correlations via different means of physical systems and principles. Correspondingly, the neuromorphic hardware implementations are then used to run suited algorithms for learning and applications such as image and speech recognition, natural language processing and nonlinear ways to learn, hence perform classification tasks. Hence, the main goal is the physical emulation of neurons and synapses at the small circuit or device level.





5. k-NET: Approach

The approach utilized in k-NET is radically breaking with all previous approaches and establishes a new paradigm in physical neuromorphic computing in contrast to software-based approaches and therefore in AI. The disruptive, innovative approach lays in transferring neuromorphic computational operations from the real space into reciprocal, wavevector k-space. As will be detailed out later, this means immediately surpassing the von-Neumann bottleneck as memory and processing will be united in a single device via the achieved hyperconnectivity ጼ reconfigurable synaptic weights. In k-NET the neurons are represented by - due to the confinement geometrical in nanoscale structures- discrete spin wave modes. Spin waves are low-energy collective eigenexcitations of (ferro-) magnetically thin films from the magnetic ground state at equilibrium. Hyperconnectivity is achieved by controlling the individual population (synaptic weight) of each mode via a mutual coupling exploiting nonlinear interactions (dipole-dipole mainly



Figure 2: Overview on the different approaches for hardware implementations based on different physical systems for neuromorphic computing. CMOS, memristor and CMOSmemristor hybrid technologies are technologically most mature are limited to the increasingly data hungry world: Limited by von-Neumann bottleneck (processing speed), size and power consumption. Other technologies (bottom) are emerging technologies, subject to fundamental research and mostly on small scales. Scalability is one main current issue. As a new technology k-NET is placed there but unique to all others due to the envisioned operation in reciprocal (k) space.

and exchange) serving as the synapses. Not only this means a significant decrease in size and, thus, increase in neuronal network density but also enhanced operational speed, dynamic control whilst requiring a hitherto unachieved minimal number of physical interconnections. The latter not only A. fasten up computation, but B. also will also drastically minimize the system's power consumption. Note, that **k-NET could be realised as a "traditional" deep neural network by utilizing the plethora of nonlinear interactions** between discrete spin wave k- modes. Operating in the nonlinear regime and in reciprocal space, in the hidden layers between the input and output layer as in a DNN, k-NET allows to directly feed the output of one neuron to the next one similarly to a recurrent neural network the individual neurons can experience direct or indirect feedback by the spin wave interactions in the nonlinear regime [6] . In the envisioned model of computing, where neurons are oscillatory modes, all to all interconnections come for free, from the physics of the problem. There is for instance no need to read out intermediate stage neurons. *Moving up to k-space architectures allows to solve the standing issue of connectivity.*

Indeed, to date, the 3D connectivity of the neurons in the mammalian brain out of reach. A neuron in human brain is connected, on average, to 10⁴ other neurons, which is unrealizable by current micro and nanoelectronics fabrication processes (that have at most 2.5 dimensionality) [7]. Attempts to build analogue neuromorphic hardware that required high interconnectivity were widely regarded as failed attempts such as the historical Intel ETANN chip from the early 1990ies [8].



k-NET attempts to solve this decades-old problem by creating virtual interconnections between oscillatory eigenmodes, in lieu of the (unrealizable) physical interconnections. The interconnections are realized by inherent nonlinear interactions between oscillatory modes of the magnet. The 'neurons' of the device are the oscillatory eigenmodes, their amplitude and phase representing the analogue information.



Figure 3 Schematics of the layers and connectivity for deep forward neural networks (a) and recurrent neural networks (b). A forward deep neural network follows a one-way propagation path from the input to the output layer. If error correction is included Backpropagation methods are used to update the input and increase the system's learning accuracy. Typically, all neurons are fully connected, hence the network is "dense". (b) In a recurrent network there is not only a feed-forward propagation but the neurons in the intermediate layer can exhibit direct feedback to themselves or indirectly to neurons in the same layer.

As eigenstates of the Hamiltonian, low-amplitude excitation modes of a nanomagnet are orthogonal and their time evolution is independent of each other. At higher amplitude this is no longer the case and the modes couple to each other, exchanging energy. Hence, that system is an- considering different scattering cross-sections between different modes inherently provides all-to-all coupling scheme, which is sought after in neuromorphic architectures. The system's connectivity is expected to be much larger than in physically wired systems. The strength of the couplings can be controlled by external microwave fields and / or the geometry of the system. The program (i.e. the weights between the neurons) is could be provided by the population levels of different spin wave modes or by the external field sequence. However, despite the clear advantages & innovative approach of k-NET, the core of k-NET relies on the largely unexplored physics of nonlinear interactions and couplings of magnons. Generally, spin based approaches that is spintronics and magnonics is now at the verge to technological maturity [9]–[11]. In view of the final goal of k-NET, the realization of a technological readiness level (TRL) TRL 3 demonstrators showing the basic functions of a neuronal network operating in reciprocal space it is inevitable to compare the individual aspects of k-NET such as challenges and advantages to the other approaches. First, that includes to identify the areas and -if existing- algorithms which need to be reshaped for specific use in k-NET or where more theory is required. Second, it implies to identify, where k-NET can be placed into the current landscape of existing technologies and approaches under investigation as well both from research and industrial institutions. Such classification of alternatives technologies compared to k-NET is the objective of the first deliverable D4.1 of work package WP4.





5.1. Entanglement between Hardware and Software development for AI and neuromorphic computing

k-NET represents a fundamentally novel concept for hardware implementation and- at this stage- the demonstration of the k-NET conjuncture itself already represents a major scientific and technological breakthrough. A part of the objective is designated to the description of existing algorithms which are typically used for classification tasks, mostly using CMOS based technology. This will allow for an evaluation of best suited algorithms in k-space for k-NET since software and hardware cannot be separated in the same way as it is done in conventional neural networks. Additionally, among k-NET objectives is the development of *novel concepts of protocols for inference and learning shaped to the operation in k-space*. As described above, operating a k-NET device requires the design of field sequences that implement a certain computing task. Each computing task consists of three steps which are:

- (1) initialization
- (2) computing with all-to-all couplings
- (3) readout.

Step (1) may use a multitude of input frequencies to initialize the modes, and (3) to read out mode amplitudes and phases. The fields of the (2) computing step are the ones realizing a fully connected network between the magnon modes. Referring to this, the design of the (2) control fields is a central challenge of the k-NET program. Currently, there are two **methods being pursued for designing this field sequence.**

The first approach is a blind, machine-learning based method that uses backpropagation through time (BPTT) for designing a field sequence for classification tasks. The input waveform to be recognized and the programming waveform is applied on two separate waveguides – the programming field is designed in such a way that when it is jointly applied with the input waveform, the output state of the magnet classifies the input.

The second approach intends to discover the physics of the nonlinear mode interactions and use this knowledge to design programming field sequences. For example, by using dynamic mode decomposition based on the results of micromagnetic simulations, we attempt to characterize the energy exchange between nodes and design the field sequences that map to a standard neural network. Additionally, it is possible to exactly write magnetization dynamics in a form of a series, which gives another tool for qualitative understanding.

Notably, the approach we take in k-NET is reminiscent of a quantum computing algorithm. In quantum computing (QC) models an exponentially large number of internal states is initialized, evolved and read-out to yield 'exponential parallelism'. While there are no exponentially numerous internal states in k-NET, the idea of parallel manipulation of large number of coupled internal states is closely related to QC. Quantum-inspired classical computing is now an emerging field and k-NET could be an important contender there [12]–[14].

However, given the current state-of-the art, the focus is now on the hardware to "emulate neurons and synapses." which is introduced by giving an overview on currently pursued physical platforms for realizing neuromorphic computing for AI.



6. Overview state-of-the art neuromorphic hardware implementations: general remarks

To date, there exist various types of hardware realizations of neuromorphic computing which all havewhen compared to each other- advantages, disadvantages and might be suited for one specific purpose in AI – depending on the desired application- better suited than the other (**c.f. Figure 2**) These individual approaches will be discussed in the following to allow a comparison of classification task from the alternative technologies compared to k-NET. That allows to place this new technology within the landscape of state-of-the art approaches under investigation.

As mentioned in the introduction, there are two types of neural networks. The "classical" artificial neural networks (ANN) operate in a continuous manner (input and output). In artificial neural networks the activation function of a neuron needs to be nonlinear and the neuron itself is represented by a mathematical function mapped to their real valued input [15]. Generally, ANNs are fully connected and usually realized in form of deep neural networks (DNN, Figure3 (a)) also known as multilayer perceptrons [16]. DNNs employ artificially constructed neurons based on nonlinear multi-valued (mathematical) activation functions which are applied to inputs in real space. The corresponding artificial synapses control the flow and direction of information in weighted sum operations representing the computational process when transmitted between neurons from one layer to another one (processing stage). That is, a deep network contains several intermediate layers between the input and the output level. These "hidden" layers allow, for instance, to decrease the dimensionality of the data from the input to the output level such as done in the case of image recognition, where only the desired image is given at the output [3]. Typically, the neuromorphic operations are fed forward from layer until reaching the output but there is no feedback to individual or between neurons. If the specific output of one neuron is connected to its own input, or to the input of a neuron from a previous layer, that is if there does exist such feedback, one refers to direct and indirect recurrent neural networks, respectively being closer to the human way of data processing [6], [17].

Instead, if an input layer is mapped to a high-dimensional space, the reservoir, in which dynamics of physical systems are used to process the information to the output layer. Typically, the reservoir remains fixed and the outputs from that high-dimensional physical states is trained. In turn, that renders learning in neural networks based on reservoir computing fast and simple learning such as classification remains simple and, consequently consumes much less energy (**cf. Figure 6 (c)**) [18], [19].

Furthermore, the existence and the realization of a dense network of neuron and synapses needs to be complemented with suited learning rules and training algorithms [20]–[22]. Accordingly, when a neural network is set to solve a task such as image recognition it follows algorithms with either a known input and error backpropagation methods (supervised learning) or an unknown input exploiting clustering effect via Hebbian learning (unsupervised learning). During that process, the network undergoes an inference phase computing the (first) output depending on the (given) input before it enters the training phase until the required accuracy is reached. Although these systems boosted AI and nowadays deep learning networks with algorithms with unprecedented accuracy (>99% exist [23], [24]), they exhibit complex and dense circuitry due to the number of physical connections. Among these approaches one can place CMOS, CMOS-memristive hybrids and artificial neural networks which are based on Photonics [25]. The information flow is still based on electrical current, which implies all drawbacks of involvement of electronic charge such as Joule heating, as compared to spintronic based approaches (**c.f. Figure 6 and references therein**) [26], [27]. In addition, traditional ANNs do not mimic the brain's functionality since- as previously mentioned- the brain does not encode information



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 899646

deterministically but rather use stochastic spikes to transmit the information [7]. Deep neural networks realized in classical von-Neumann computers are highly energy inefficient whereas braininspired, spiked Neural networks, can run much more energy efficiently and consume much less energy (10¹¹ spiking neurons in the brain required 30 W compared a factor 1000x more to the same number of transistors in a supercomputer) [7]

The second class of systems and the respective hardware emulations are spiking neural networks (SNN) which indeed seek to function as the brain, using time-dependent gating of spikes such as via voltages [7], [15], [28]. They are envisioned to be more powerful and consume less power but suffer from lower learning accuracy as will be detailed out later.

Models such as "spike-dependent plasticity (STDP)" and feedback-based modulation techniques have been established in the past decade using leaky integrate and fire neurons. These types of neurons are comprised of a leaky capacitor in its simplest form, summing up the current from the synapses. The synapses are based on a threshold modulation of a physical effect **(as for k-NET)** to modulate the synaptic weight accordingly to the threshold modulation.

Spike based neural network (SNN) computing allows to simplify the related neuromorphic hardware implementations and consume only energy during the short time window of the spike activation [7], [28], [29]. In addition, natural synapses & neurons exhibit a plethora of functionalities beyond the spiking behaviour such as their stochasticity, leaky memories and integrators respectively[7], [15], [23]. Moreover, SNNs can show oscillatory and the possibility of synchronized behaviours. The latter, if implemented into physical systems can augment ANN and AI to the next level in the realm of the industry 4.0.

In this regard there is high interest in the implementation of SNNs which are truly brain inspired and there are various approaches. Among these approaches are spiking CMOS-memristor systems using non-volatile memory systems as mentioned above (True North Chip from Intel[30], Spinnaker Project of the EU Human brain project for edge computing and internet of things (IOT) [21], [31]–[33]) which is technologically most mature now. However, SNNs still need to exceed the performance from traditional DNNs and learning algorithms which equivalent as backpropagation algorithms from deep learning[29]. Furthermore, there are spintronic, oxide and 2DEG based approaches as well as detailed out below.

In general, the technological approach with the highest level of maturity are pure CMOS and CMOShybrid systems., mostly based on ANNs. The latter frequently use voltage-control on information transmission (synapses) via resistive switching also known as memristor devices. (RRAM, oxide based memristors) or photonics-based ones (c.f. **Figure 4 & 5)**. However, they suffer from drawbacks such as high energy consumption and bulky (cf. Spinnaker and BrainscaleS realizations) for the first or lateral sizes cannot be decreased below the optical wavelength (~1 μ m) for the latter [15]. For instance, an event driven CMOS-neuron uses 9 μ A for total bias current and consumes 40 fJ/spike/synapse [23], [34].

We believe that k-NET devices are most straightforwardly compatible with supervised learning tasks, albeit the learning algorithm will require 'conventional' external circuitry or software-based algorithms to tune programming field sequences. It is envisioned, that the strength of a given mode coupling could change continuously, with mode amplitudes and phases, allowing the straightforward use of backpropagation methods - or possibly with a different type of machine learning algorithm. An important goal of k-NET is developing a model of nonlinear mode coupling that enables efficient learning algorithms.





6.1. Description of neuromorphic neural networks based on CMOS technology

Complementary metal-oxide semiconductor (CMOS) technology is the technological basis for today's communication and information processing. For decades it was fuelled by the continuous miniaturization of metal-oxide semiconductor transistors (MOS, Moore's law) until today joule heating and leakage currents do not allow for further miniaturization. Additionally, in computers, the memory and the processing unit are physically separated which limits information processing and computation speed, known as the 'von-Neumann' bottleneck (cf. [5] for instance). One solution is to employ inmemory computing (c.f. [16]), which has been already applied to pattern classification [35], [36] or analogue image processing [37] and it is also applicable to neuromorphic computing applications based on CMOS. The implementation of DNNs and SNNs can for instance, allow for more energy-efficient inmemory computing and high scalability.

Among others, the foundation of CMOS based neural networks are memory transistors which form the basis for non-volatile storage applications. They consist of mainstream MOS transistors [16] which can accommodate a charge-storage layer within the gate which can be implemented in form of NAND [38] or NOR flash architectures [39]. The stored charge can be tuned by well-established Fowler-Nordheim tunnelling for program and delete and channel hot electron injection (CHEI) for program operations only. However, the program and delete process is limited to $< 10^5$ operations. Whilst NAND is suited for large data storage for the cost of long processing times (~µs), NOR flash technology is fast but only suited for small data packets. The subthreshold regime of an n-channel floating-gate memory and related variation of the device threshold voltage (synaptic weight tuneability) can be used to emulate the synaptic behaviour and, hence, for neuromorphic computing with CMOS technology. The synaptic transistor includes an additional contact to overcome a 'standard block-erase' scheme. In combination with deliberately rerouting standard NOR Flash memory single-cell selective erase operations can be enabled while keeping the overall cell structure unaltered as shown with 180 nm technology (Silicon Storage Technology) technology NOR arrays [40]–[43]. Although promising for ANNs, the statistical nature of the electron injection in the floating gate in NOR flash memory in the program phase leads to program noise. In combination with random telegraph noise from variation in the threshold voltage due to tunnel-oxide defects, the finite tuning precision of the threshold is problematic for DNN inference and limits also the system's stability in the offline training phase. To this end, that instabilities limit the system's scalability and classification accuracy.







Two terminal memristive devices

Figure 4 Overview on the individual approaches for non-volatile memory (memristive) approaches, often employed in a hybrid system together with CMOS based architectures. *I* (*a*)- (*h*) display the schematics of physical principles and the current-voltage characteristics for common two-terminal memristive devices. These are conductive bridge or oxide resistive Random-access Memory (RRAM) where the resistance state depends on the formation of a filament. For Phase Change Memory (*c*, *d*) the resistance depends on the size of the crystalized volume and the amorphous region, whilst ferroelectric RAM (*e*, *f*) depends on the polarization of the electric dipoles. In Superconducting systems with a magnetic Josephson Junction, the resistance depends on the degree of magnetic order within the barrier. For the STT-RAM (*i*, *j*) a tunnel layer is sandwiched between the free and the pinned layer, the resistance depends on the relative spin alignment of the magnetic layers. Figure adapted from Ref. [11], [29], [48].

For machine learning application, the traditional algorithms run on central processing units (CPUs), graphical processing units (GPUs)- mostly used for DNNs-, field programmable gate arrays (FPGAs) and, recently, on digital or mixed signal application specific integrated circuits (ASICs).

Using the third generation of artificial neuron models, SNNs, neuromorphic systems based on CMOS have been implemented by various research projects and international companies such as SpiNNaker from the University of Manchester, TrueNorth from IBM, Loihi from Intel,or BrainScaleS from Heidelberg University (c.f. **Table 1** and [44] and references therein).

6.2. Memristive:

Nanoscale, resistive memory ("memristive") devices are another emerging class which is well suited for neuromorphic computing using SNNs. These devices employ non-volatile memory storage, and the information is stored in their system's specific resistive or conductance state. As shown in **Figure 4** there are different types of memristors with different physical mechanisms for changing the resistance state such as phase transitions [**Figure 4 I (c)**] or spintronic effects [**Figure 4 I (i)**], and hence different current-voltage characteristics (**Figure 4 I (b, d, f, h)**). Additional to the tuneable resistance, memristive devices employ accumulative behaviour with a continuous increase or decrease of the associated resistance. The typical arrangement of memristive neuromorphic hardware in form of crossbar arrays [16], [34], [45], allows to achieve synaptic efficacy and plasticity such as spike -timing dependent plasticity (STDP, [46]). Synaptic efficacy describes the strength of the of input (presynapse) to influence



the output (post-synapse) whereas synaptic plasticity refers to modulations of the synaptic weights during operation (execution of the learning algorithm) of the ANN [47].



Figure 5: Three terminal memrisitive devices: It displays the schematics of II(a) the ferroelectric field-effect transistor where the threshold voltage of the transistor is modulated by the ferroelectric switching II (b) Electrochemical RAM where the channel conductivity is controlled by ion (Li⁺) migration and II (c) Spin-Orbit Torque RAM where the polarization switching in the free layer of the magnetic tunnel junction is induced by a current flowing in the heavy metal. Figure adapted from Ref. [11], [29], [48].

Typically, non-volatile memory is ranging from RRAM (CBRAM, oxide RRAM: resistance change by filament formation) [23], spin-torque [26], [27], phase-change RAM [48] or voltage-induced control of ferroelectric field effect transistors [49]. The necessary activation voltages are weighted by the conductance of the memristors. The resulting current is the sum from that weighed input.

In general, memristive device approaches can be divided into two- terminal and three-terminal devices (c.f. Figure 4 and Figure 5). They are attractive to neuromorphic computing because of their capability of low-power operation, nanoscale site, analogue resistance technology and in-memory computing as well [16]. These systems have already demonstrated primitive cognitive tasks such as pattern recognition in neuromorphic networks [35], [50]–[52]. The two-terminal structure of RRAM, PCM, FeRAM or STT-RAM is similar. Between two metallic layers, also used as the top (TE) and a bottom electrode (BE) an insulating layer is stacked. The application of a voltage pulse induces a change of the physical properties in material of the switching layer. Hence, the corresponding physical property used to emulate the neuromorphic behaviour changes and to perform basic information processing by electrical operations on the memristive devices. Whilst the resistance is altered for RRAM and PCM & superconductor memristors, it is the electrical polarization for ferroelectric RAM and the magnetic polarization for STT-RAM (cf. Figure 4 I (a, c, r, g, i)).

RRAM relies on the formation and destruction of filaments to modulate the conductance. Depending on whether one uses a conductive bridge mechanism or an insulating oxide layer as switching layer, there are two types known as CBRAM or OXRAM, respectively. Further descriptions on the physical mechanisms can be found in the description of **Figure 4 in short** and extensively in Ref. [16], [23], [53]. As said, each architecture has specific advantages and drawbacks compared to each other. For instance, RRAM and PCM approaches employ dynamic ranges of programmable conductance states >100 (cf. [[16] and references therein) compared to 2-3 for STT-RAM devices but suffer from comparably low endurance. However, STT-RAM devices are envisioned to exhibit tremendously high endurance. On the circuit level wiring also limits the system's performance. Despite these drawbacks memristive synapses have potential for signal processing applications. For instance, using an SNN based on plastic PCM synapses and unsupervised learning temporal correlations could be detected [54].

Further, there are three-terminal memristive devices such as the ferroelectric field-effect transistor (FeFET), electrochemical RAM (ECRAM or spin-orbit torque (SOT) RAM (c.f. **Figure 5 (a)-(c)**). For



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 899646

instance, the FeFET approach allows to overcome constraints from the two-terminal FeRAM devices which can suffer from transient read currents and destructive read operations [16]. They were already implemented to memory arrays using 28 nm CMOS technology and are promising for 3D systems [16], [55], [56]. On the other hand, ECRAM were shown to operate in the nanosecond regime, which could substantially speed up training operations for ANNs whilst the decoupling of read/write current paths in SOT-RAM could enhance the endurance compared to spin-transfer-torque (STT)-RAM (cf. section on Spintronics).

However, all memristive approaches suffer from temporal, temperature-dependent variations in the conductance states and the nonlinearity and stochasticity related to the accumulative behaviours is problematic for up-scaling[57]. Additionally, note that memristors still employ Ohm's and Kirchhoff's laws which results in an enhanced circuit overhead. Thus, the energy consumption and area of the devices are increased as well. Correspondingly, that is disadvantageous in view of increasing demands for data storage, computational and processing capabilities the energy consumption needs to be minimized. Summarizing, no emerging memory device can unify all metrics of any neuromorphic network and its applications to date [16].

6.3. Hybrid CMOS-memristive systems

In CMOS-memristive hybrids, the synapses and respective neural network weights are stored in an array of non-volatile memory which are typically arranged in form of crossbar arrays and typically standard CMOS circuits (analogue or digital) serve as the "neurons".

Another common problem of both approaches is that despite being already commercially available in the case of the CMOS based systems and ultrafast operational speeds in the case of the photonic system, the size of the neurons is not translatable to the nanoscale and thus the density of the respective neural networks will remain sparse. The utilisation of hybrid CMOS non-volatile memory circuits, mainly memristor based currently suffers from **cell-to-cell variations** of the switching threshold which leads to variations of the synapses. Furthermore, typical RRAMS exhibit a relatively low resistance in the low resistance state (LRS) $\sim k\Omega$ and high-power consumption in the CMOS driver circuits [58]. The resistance can also undergo **time dependent drifts** which are in themselves also temperature dependent and will lead to decrease the accuracy at the output. Apart from that, the number of write cycles is limited on such devices and hence these systems exhibit a limited **endurance** as well.

Thus, recently new approaches spanning fundamental research and technological maturity have been explored. These include hardware implementations employing photonics, spintronics (c.f. Figure 6), low-dimensional structures such as two-dimensional electron gases (2DEGs) (c.f. Figure 7) or even based on superconductivity (c.f. Figure 4 (g), (h)). Specifically, spintronics approaches, where the electronic spin instead of the electronic charge serves as the principal information carrier, can operate in the nanoscale but currently lack scalability towards large-scale implementations. Furthermore, existing implementations of spintronic neurons, and their interconnections, i.e., synapses, operate in real space using physical interconnections (c.f. Figure 2).

The neurons can be also mapped into different time delays if the time-delay architecture of reservoir computing is employed [59]. Hence, they require a careful design and structuring of the individual nonlinear elements. The latter does not only increase the systems complexity but limits the connectivity.





This will be especially become problematic when future neuromorphic spintronic chips are about to be integrated into current CMOS networks and using algorithms running on conventional computers, i.e., von-Neumann architectures.

6.4. Description of neuromorphic neural networks based on photonics

Significantly faster than hybrid-CMOS systems are photonic networks employing optical nonlinearities such as the Kerr effect for the emulation of the neurons and for the synapses interferometrical & phase control methods [15], [60]–[62].

Photonic synapses can be implemented electrically controlled via waveguide interferometer meshes [61] or all optically via PCM based photonic synapses or amorphous metal-sulphide microfibres [63], [64]. On the other hand, photonic neurons can be realized by either electro-optical or all-optical means such as silicone photonic modulator neurons, superconducting optoelectronic neurons [65], [66] or again PCM based spiking neurons [60], respectively.

Although being ultra-fast in terms of operation due to the utilization of photons and the possibility to realize passive neural networks (minimizing again the energy consumption) this approach is limited by the minimal size associated to optical wavelengths. Also, optical systems are mostly 3D structures and challenging to realize them in a chip-scale device. Thus, they are not best suited for the application spaces pursued in k-NET but yet show great potential for computationally hard problems [25].

6.5. Description of neuromorphic neural networks based on spintronics

Spintronics, also known as spin electronics, uses the electronic spin and its associated magnetic moment as the central carrier for information processing. Though still a nascent market, spintronics is about to be implemented on a large industrial scale. For instance, spintronic based MRAM technology are progressively replacing DRAM memories [67] and- for instance- actively investigated for inmemory computing by companies such as Samsung [68]. Other possible applications of spintronics devices are in radiofrequency applications that may benefit from the physics of spin-transfer torque nano-oscillators (STNO), spin diodes, spin filters, devices based on giant- or tunnel- magnetoresistance or pin-transfer-torque devices. Spintronic devices exhibit almost unlimited endurance, non-volatile memory, and ultra-fast dynamics due to typical frequency ranges from GHz to THz for ferromagnets and antiferromagnets, respectively. The electronic spin also inherently has some similarity to constituents of neural networks [27].

Since flipping of one spin is a stochastic process it is naturally analogous to the stochasticity of the firing of spikes in the brain. Therefore spin-based electronic is not only most promising beyond- CMOS devices, spintronics is also highly promising for neuromorphic computing.

As displayed in **Figure 6**, there are various spintronic technologies for neuromorphic hardware and computing, which are currently investigated. These are, magnetic tunnel junctions (MTJs) (**Figure 6** (a)), – very recently- antiferromagnets (**Figure 6 (b)**), spin-orbit-torque (**Figure 6 (c)**), skyrmions (**Figure 6 (d)**) and domain-wall propagation (**Figure 6 (e)**), where the latter three can also be classified as spintronic memristors. Among MTJs there are nano oscillators and superparamagnetic MTJs.

6.5.1. Magnetic tunnel junctions (MTJs)

In an MTJ a tunnelling layer is sandwiched between two ferromagnetic layers whose magnetization acts as a fixed and a free layer respectively. Additionally, to prevent undesired switching by exchange bias the fixed layer is usually coupled to antiferromagnetic layer. When the magnetization of the free



and fixed layer is parallel (antiparallel), the corresponding tunnelling magnetoresistance of the MTJs is low (high). The manipulation of the free layer can, for instance, be conducted by spin-transfer-torque (STT) where transfer of spin angular momentum occurs through the passage of a spin-polarized current. Apart from their endurance, MTJs exhibit high thermal stability, comparably good scalability and low readout time, which resulted in the – still ongoing- development of STT-MRAM[27]. There are spin-torque nanoscillators (A) and superparamagnetic MTJs (B)

A. Spin-torque Nanooscillator (STNO)

The spin dynamics of the free layer is governed by the Landau-Lifshitz--Gilbert-Slonczewski equation (LLGS) which describes damped precessional motion with spin-transfer torques [15], [69]. When a direct current is injected into an STNO, it can be driven to the auto-oscillation regime in which magnetization precesses continuously [70], [71]. This is due to the presence of a specific orientation of the STT which leads to an additional anti-damping torque which can balance the damping torque from the LLGS. STNOs exhibit a nonlinear voltage-current dependency and are highly tuneable in frequency, amplitude and electrically controllable. A STNO mimics the spiking behaviour of a biological neuron by generating periodic output voltages if periodically driven and the magnetic damping takes the role of the leaky behaviour of that neuron [26], [27].



Figure 6 Overview on the spintronic based approaches. A. Spin Torque Nanooscillator implementations where (a) shows magnetic tunnel junction. The resistance is high (low) in the antiparallel (parallel) state. (b) Nanooscillators (c) Stochastic magnetic tunnel junctions. B. Overview on memristors based on spintronics. (d) Concept of a domain wall memristor which can be moved by current, for instance, the skyrmion memristor (e) and (f) a fine magnetic domain tunnelling memristor. Adapted from Ref. [20]

The biological neuron integrates the incoming signal with leakage and fires an outgoing spike when a certain threshold is reached, thus under a periodic drive it will fire periodically as well [72]. Additionally, under external microwave drives ([73], [74]) or mere proximity such as via direct exchange interactions [75]–[77], STNOs can enter synchronization with other STNOs and hence build the basis for upscaled neuromorphic networks [78], [79].

B. Superparamagnetic MTJs [80]-[85]

Recent results from neuroscience indicated the brain uses stochasticity in the biological neurons and synapses to reduce the brain's energy consumption [26], [79], [86]. Stochasticity allows to rapidly sample a large parameter space in order to find optimal solutions.

Thus, by decreasing the thickness of the free layer of the MTJ below the superparamagnetic limit such that the energy barrier between the parallel (RP) and antiparallel, Rap state is in the same order than the thermal energy. Thermal fluctuations induce transitions between the two states in the free layer (cf **Figure 6 (b)**) with equal probability. The application of an electric bias changes the switching



probability and hence controls the firing as a Poisson process- as in biological neurons [83]. Hence superparamagnetic MTJs allow for the realization of low-energy neurons.

6.5.2. Antiferromagnets

Collinear antiferromagnets are characterized by the antiparallel alignment of neighbouring spins in a magnetically ordered material due to the negative sign of the Heisenberg exchange constant. Similarly, to ferromagnets, antiferromagnets can be manipulated via SOT but operate at much higher frequencies (~THz). Furthermore, given the antiparallel alignment of the spins, antiferromagnetic systems are much more robust against perturbation with external fields. The antiparallel alignment of neighbouring spins results in a zero net magnetization and hence vanishing stray fields which would supress magnetic crosstalk in densely packed structures in the future and yields higher scalability. However, this approach is much at its infancy and is currently hindered by the low readout signal. Most mature are currently AM/FM heterostructures which induces memristive behaviour via exchange bias in the ferromagnet.

6.5.3. Spin-orbit torque (SOT) [87]-[89]

Spin Orbit Torque originates from the coupling between the electronic spin and orbital angular momentum, also known as spin-orbit coupling. For instance, in a normal metal- ferromagnet bilayer system, a transverse electric current in the normal metal layer induces a net spin polarization (Spin-Hall-Effect) which exerts a torque on the ferromagnetic layer and can drive magnetization oscillations. The transverse current flow in the normal metal layer compared to current directly passing through the junctions as for devices based on STT, i.e., STNOs, SOT based systems are more versatile. They allow to consider new material classes such as oxides [94-96], 2D materials [97-99] for neuromorphic computing as well (cf. Section on lowdimensional materials).

Compared to STT driven devices, SOT based magnetization switching and their energy efficiency is envisioned to be higher, because of the magnetization switching is not limited by incubation times due to thermal fluctuations and the torque/electron is estimated to be higher, respectively [87]. Correspondingly, a spin Hall nano-oscillator (SHNO) is driven by the SOT. By synchronizing 2D arrays of mutually synchronized SHNOs, the connectivity can be improved [90]. However, this approach is still at its infancy compared to the other ones.

6.5.4. Skyrmions

Magnetic skyrmions are topological spin textures in a chiral magnet and can also be regarded as solitons. Similarly, to DW propagation, a skyrmion can be manipulated and moved by SOT. The nonlinear resistance changes in magnetic skyrmions upon motion for instance can be used for the implementation of skyrmionics memristors [91]–[93]. The particle-like nature and the thermal Brownian motion of skyrmions would allow to represent the spintronic implementation of the biological leaky integrate- and fire neurons. Although simulations demonstrate the resistance could be tuned by controlling the interplay between STTs and anisotropic magnetoresistance and use the output voltage for the implementation of skyrmionics synapses, experimental demonstration is currently lacking.

6.5.5. Domain wall propagation

A domain wall, which is an example of a one-dimensional magnetic soliton, separates magnetic domains – uniformly magnetized areas – in a magnetic material [26], [94]. . Spin currents can also move domain walls through spin-transfer-torque (transverse current leading to current-induced domain wall motion) or spin-orbit torque, while the domain wall position can translate to a variation of the device resistance. [95], [96]. Back and forth domain wall motion can be used as a memristor



which is non-volatile with a high degree of plasticity [94], [97], [98]. Furthermore, as for skyrmions the depinning and motion of magnetic nanostructures is inherently stochastic and together with magnetic-domain wall-based logic can be used for neuromorphic computing.

6.6. Description of neuromorphic neural networks based on low dimensional devices



Figure 7 Overview over low-dimensional nanoelectronics' approaches for neuromorphic computing. (a) 0-Dimensional approaches which depending on the extension include organic molecules [99], semiconducting quantum dots [100], [101], metal nanoparticles [102] and quantum confined electron gases (e.g. [103]). (b) Overview on one dimensional (1D) approaches which include carbon nanotubes (c.f. [104]–[106]), nanowires [107], [108] or polymers [109]. (c) Overview on two-dimensional (2D) approaches, under which memtransistors [110], atomic switches [111], monolayer memristors [112], [113], CDW phases[114]] and phase transitions [115] belong to. (d)-(e) Comparison of all nanoelectronics' low-dimensional approaches for ON/OFF ratio and operating voltage, respectively from Ref. [20]. Figure adapted from Ref. [20].

A new class of low-dimensional nanomaterials is comprised of zero-dimensional (0D), one-dimensional (1D) and two-dimensional (2D) approaches as shown in **Figure 7 (a)- (c).** Whilst the 0D and 1D nanomaterials allow highly sensitive functionalization and redox chemistry for multi-bit states 2D architectures can provide in-situ probing, spatiotemporal responses and a platform to implement multiple electrodes [110], [116], [117]. The lower dimensionality of such systems could also enable once wearable neuromorphic applications [118].

Due to their optical properties and controllability, OD nanomaterials are well suited for neuromorphic implementations in photonic systems such as optoelectronic synapses. The utilization of photonic devices can enable the required parallelism and hyper-connectivity for ANNs. For networks, for



instance OD quantum dots are investigated due to their multi-band emission and OD type memristors were realized, which are controlled by electrical and optical pulses [103], [119].

Based on QD arrays quantum neural networks or other neuromorphic architectures have been proposed as well. 1D structures are comprised of carbon nanotubes, nanowires or utilize polymers (**Figure 7 (b)**). For instance, it was demonstrated that depending on the choice of doping (p- or n-) of carbon nanotube thin-film transistors, it is possible to convert the relative timing information into pulse amplitudes which is relevant for an easier implementation of STDP [120]. The electronic properties of such systems are also highly sensitive to adsorbates and hence could be used for sensing in neuromorphic nanosystems [106]. Volatile and non-volatile, i.e., memristive behaviour, that is resistive switching was shown with nanowires which behave fairly like carbon nanotubes. They could be used to emulate the morphology of biological nerve fibres or biological ion channels [121]. Polymers have been employed for mechanically flexible nanoscales memristive systems [122].

2D approaches follow the standard memristor principle and can offer the integration with planar wafer technology with high switching ratios ($\sim 10^4$). Different approaches are listed in **Figure 7 (c)** for 2D. For instance, graphene-based synapses show tuneable plasticity. Synaptic transistors in black phosphorous, which is also a promising material for anisotropic synaptic response due to its in-plane electronic properties, were investigated as well [123]. 2D materials can be also used to realize memristive behaviour and transistors functionalities in one device which are usually not compatible and are also known as memtransistors by using separate layers [110].

The individual properties of all approaches can be found, for instance, in Ref. [20] and references therein for more details, but these are beyond the scope of this report. Nevertheless, **Figure 7 (c)** shows a state-of-the art comparison of the switching ratio vs. the channel thickness (**7 (d)-(e)**) and of the response time vs. the operating voltage for synaptic transistor for low dimensional nanosystems, taken from Ref [20]. However, to date, most low dimensional approaches are at the level of fundamental research, i.e., proof-of-concept level, and hence will be not further mentioned in the discussion on classification tasks in the next section.

6.7. Other approaches: Organic materials

It is worth mentioning that there is also an emerging class of organic materials with a low energy consumption but can be also highly mechanically flexible. Furthermore, due to their organic nature they are biologically compatible. However, they are comparably slow during operation and suffer from a limited accuracy due to the instability of organic materials [99]. The reader may refer to numerous excellent reviews for further information on this approach, which is a research field in its own right. For instance, see for Ref. [124]–[127] and references therein.

6.8. Spin wave-based approaches such as k-NET: Assets of magnonics

Magnonic structures have unique benefits that distinguish them from other emerging approaches for neuromorphic devices. Broadly speaking there are three fundamental benefits:

- 1. Magnonic devices are highly interconnected, which was also a significant benefit of photonic device
- 2. Nonlinearities come for free in magnonic systems and appear already at moderate magnonic intensities
- 3. Magnons carry and process information at high speed while using low power.

Specifically, for (1) there are a number of devices that imitate optical computing models (cf. Ref. [128], [129]) and these devices do not require internal interconnections. Specifically, all operations can be performed in the magnonic domain. There exist as well design methods for building magnonic versions of optical device components [130].



As for (2), magnonic behaviour starts to become nonlinear beyond a few degrees of precession angle, which is readily achieved in most device setups still at low power levels. This is in sharp contrast to optics, where typically high intensities are needed to show any nonlinearities. Nonlinearities are required for any non-trivial computation and are essential to neuromorphic devices.

Regarding (3), it is well known that in electronics on can often trade in speed for power, and low-power integrated circuits are slow by design. Magnonics is uniquely capable of low-power processing while maintaining high speed. Magnonic wave conduits can transmit information at Gbit rates, while consuming potentially well 1 eV transmitted bit [10]— such characteristics are unmatched by electronic systems.

For a more detailed benchmarking effort, see Ref. [131] and references therein. In general, magnonic devices fare well in these comparisons. An important message in Ref. [131] is that to benchmark neuromorphic hardware, one has to consider the cost of interconnections and overhead coming from device interconnections. In high-interconnected structures the energy cost of interconnections could be much higher than the cost of the neurons itself. This overhead does not necessarily appear in magnonic devices and does not appear in k-NET either.

6.8.1. Inverse-designed magnonic scatterers

Very recently it was shown that propagating spin waves can perform highly non-trivial classification tasks and that such nonlinear dynamic systems can be inverse-designed using machine learning methods [132].

The device proposed by Papp et. al. (Ref. [132]) uses nonlinear spin wave (magnon) interference to perform classification tasks. The waveform to be classified is applied to a waveguide and this waveguide launches propagating spin waves in a YIG film. The YIG film is patterned in such a way that the nonlinear spin wave scattering performs vowel classification – for example, the magnons are focused to particular areas in the film depending on what is the waveform (vowel) that was applied on the waveguide. The device of Papp et. al. uses propagating spin waves, not confined modes as targeted in k-NET. However, both systems use nonlinear magnon interactions to do classification. The successful application of machine-learning methods by Papp et. al. suggest that machine-learning is a viable route to train k-NET devices. Note that in general - despite the specific approaches and their advantages and disadvantages- a large scale integration of any neuromorphic hardware implementation on an industrial level requires high neuronal network densities and hyperconnectivity (>1000 synapses/neuron) to perform fundamental tasks in AI. The most advanced platforms are based on CMOS o CMOS/memristive hybrid systems but suffer from problems as detailed out such as being bulk and being still von-Neumann architectures.

6.8.2. k-NETs envisioned assets compared to other neuromorphic hardware implementations.

In small, confined geometries, spin wave (SW) modes become quantized and then only populate a discrete set of modes in reciprocal space (k-space). Hence, they exhibit a discrete set of resonance frequencies as well. In the picture of a harmonic oscillator and in the linear regime, each SW mode can be considered as an independent oscillator. However, if the system is driven into the nonlinear regime this independent behaviour is not valid anymore, and the system become highly coupled.

As said, magnonics, the research field associated to use magnons, i.e. the quanta of spin waves as central information carriers frequently employs the resonant energy absorption of the (for $k \neq 0$, propagating) collective spin excitation at specific (magnetic) fields and frequencies for manipulation,



transport and read out of the information encoded in the SW modes [133]. Intrinsic nonlinear interactions in ferromagnetic systems couple the SW modes together. In the case of sufficiently large drives, i.e., deviations from the SWs ground state, these effective fields render the SW dynamics nonlinear.

The strength of the respective nonlinear interaction in k-space depends mostly on the SW amplitude, which is related to the population of a specific mode. Controlling the synaptic weight therefore involves controlling the population in the SW modes. That control can be obtained by transverse and parametric pumping with external magnetic fields, which can facilitate mode conversion through a number of different nonlinear processes. The inherent property to unify all oscillations and interactions (neurons & synapses) in a single entity, represents a great asset of the k-NET approach compared to previous approaches employing nonlinearities and multiplexed frequency inputs. The single entity of k-NET is a single resonator which means that the von-Neumann bottleneck can be immediately surpassed. No circuitry to make the link between neuron and synapse is required. The absence of additional circuitry is expected to simplify the system's complexity, size, energy consumption and operation speed as their connections required in real space operating approaches do not exist and thus do not slow down the computation process. Furthermore, as information is encoded in magnons and magnon currents, no joule heating from the neurons and synapses themselves is involved. The main dissipation will come from the employed radio frequency antennae but as there is only the need of few to achieve the drive, the circuitry is less dense than conventional CMOS, or CMOS-memristor or other comparable systems. Thus, operation at the nanoscale and of multiple dense neural networks is envisaged.

7. Technology comparison: Different approaches for classification tasks:

7.1. General introduction: Discussion on DNNs and SNNs for training and classification



(a) Convolutional neural networks: Sparse

(b) Long/Short Term Memory Network (LSTM)

 $\eta_{2'}$

Memory cells

X1

 X_2

 X_3



(c) Reservoir computing architecture



Figure 8: Overview over other structures for learning and classification than only DNNs or RNNs (cf. Figure 3). (a) Deep neural networks, fully connected with one or several hidden layers between the input and output (b) Convolutional neural networks (c) Recurrent neural networks (d) Long/Short Term Memory Networks (LSTM)(e) Principle of reservoir computing. An input layer is given to a reservoir where the system undergoes nonlinear interactions with several interconnections and outputs trained weights to the output layer.

Broadly speaking, neuromorphic machine learning for classification tasks employs the training of the synaptic weights until the desired accuracy is reached.

Generally, the traditional deep learning techniques with using backpropagation show the highest classification accuracy but these networks are feed-forward networks, typically larger in size and slower due to the complexity of both the interconnections and the iterative error-reduction methods in backpropagation for complex models. Other methods for classification tasks are ones based on reservoir computing and on spiking (recurrent) neural networks. Whilst the first uses a pre-processing step to obtain linearly separable data via a recurrent reservoir, the second is also known as Evolutionary Optimization of neuromorphic Systems (EONS) where the recurrent spiking neuromorphic network systems are trained via specified algorithms. Deep learning algorithms include the Perceptron, the multi-layer perceptron, convolutional models such as Conv and LSTM (Long-Short Term Memory) (c.f. Figure 8). Perceptron based models are fully connected (dense). Compared to perceptrons with only two layers (input and output) multi-level perceptron networks are known to be good classifiers as they also employ multiple layers and nonlinear functions in the same time. Convolutional models were first developed for handwriting recognition and useful for different input forms [134]. However, for learning concerning higher dimensional features and time-series data, stacked layers with LSTM are better suited. On the other hand, training a spiking neural network aims to define the connections, thresholds, weights, and delays such that the classification task can be accomplished. That means that the collection of data points from a dataset their values must be converted into spikes and the output classifiable again. For instance, a Neuroscience Inspired Dynamic Architecture (NIDA) has successfully shown to be applicable to data control and classification [135], [136]. However, NIDA is dynamic, and backpropagation cannot be used. One solution is there using EONS which relays on updating fitness values from an initially randomly generated network by choosing the highest fitness values per iteration until a desired threshold is reached.

In general, classification applications originate from a plethora of field and algorithm from above is better suited for one specific application than the other. Most common ones are the MNIST (Modified National Institute of Standards and Technology) for handwritten digits recognition or the CIFAR-10 (Canadian Institute For Advanced Research) dataset with 60,000 32x32 colour images in 10 different classes for image classification [137]. Additionally, there are less used ones such as old IRIS (image recognition) dataset for flower recognition, RADIO dataset for training signal-to-noise ratios or datasets for consonant vs. vowel, i.e., speech recognition tasks such as TIMIT.

Discussion on SNN based learning for improved neuromorphic computation

In principle, SNNs are advantageous to mapping non-spiking AI algorithms to real systems but, to date, their main limitation to technological maturity is the lower classification accuracy after inference and learning steps. There are SNNs which are converted from trained ANNs using ANN-SNN conversion and there are direct SNNs which are derived from spike- based training. The first method which is also used by Intel's True North Chip and Spinnaker improved a lot the power efficiency compared to previous attempts, but the estimation of the spike rate required non-trivial passages of time [28], [29]. It has been proven, in fact, that spiking neurons are fundamentally *more powerful* computational units than traditional artificial neurons. However, one issue for SNNs is the implementation of efficient learning algorithms which are equivalent or outperform existing types of DNNs with backpropagation for error minimization and updates. Although for SNNs there exist unsupervised learning methods for SNNs that



outperform the second-generation non-event-driven networks. Spike trains are not differentiable, therefore typical gradient descent cannot be employed, either as one cannot maintain precise temporal information in spike trains. Therefore, to properly use SNNs for real-world classification and artificial intelligence, better supervised learning methods with higher classification accuracy need to be developed as well. Using the exact time of pulse occurrence, a neural network can employ more information and offer better computing properties. The SNN approach produces a binary output instead of the continuous output of traditional forward non-spiking DNNs (classical ANNs). The direct spike- based methods for training are either unsupervised methods with signals localized to one synapse such as Hebbian learning and STDP (Spike-Timing-Dependent Plasticity) for SNNs or optimization based, supervised ones. However, to date, supervised learning algorithms utilized in SNNs are much less accurate than, for instance, the well-established back-propagation methods from classical "ANNs" due to the errors in the weight-updates. Referring to the latter, this error originates from inherent noise in the employed nanodevices, and thus the weight- control and adjustment is aggravated. Another problem is that the current networks are rather shallow, less powerful and an extension to large scale might be difficult. For instance, a current state-of the are direct spike-based example achieves 95% classification accuracy on a MNIST dataset[138] a STDP two-layer network with 6400 output neurons which is still lower than classical ANN models with standard backpropagation methods ([139] pp. 318-362). However, recent works show improvement from that side as well, such as using a "gradient based inference method" to achieve up to 99.59% accuracy for a MINST dataset. When the same algorithm is applied to other datasets for classification tasks such as SVHN or CIFAR-10 (both used for image recognition) it is close to other approaches which use ANN-SNN systems for instance [138], [140] or spatiotemporal backpropagation [141]. Compared to the classical approach it is only 0.5-1.5 % lower now [28], [142]. Additionally, one way to overcome some issues of above learning, would be to allow the learning with the imperfect, dynamical and noisy nanodevices at hand, that is to allow for unsupervised learning as there the information flow is highly unconstrained. Hence, it is less sensitive to system errors and imperfections in the respective neuromorphic hardware devices [143], [144].

Despite that progress from the algorithm side, the (required) nonlinear behaviour of existing neuromorphic hardware implementations do not allow for a converging backpropagation. Thus, along with new hardware implementations such as k-NET, new algorithms need to be found to circumvent this issue such that SNNs outperform the ANNs of today in all means. Typical low-level realizations of SNNs exhibit a limited capacity for complex operations and training deep SNNs is a challenging task which has not succeeded to date.

Consequently, applying k-NET in form of a classical forward DNN with backpropagation and supervised learning is the most straightforward approach to start the integration of k-NETs disruptive approach into the neural networks of the future. In order to have a comparison for classification with the alternative technologies, we give a short, exemplary overview on classification tasks perform with other platforms for neuromorphic computing. For more information, we refer the interested reader to the references and references therein.

7.2. Classification tasks accomplished with different hardware approaches:

7.2.1. CMOS

Neuromorphic systems employing CMOS technology can be implemented in a fully digital or mixed digital-analogue manner. Specifically, the core-to-core interconnects utilize digital CMOS logic where the neurosynaptic core can also be analogue or mixed. Digital neurons can be realized by CMOS logic circuits as well whereas the analogue parts follow either a design based on sub-threshold current-mode or above-threshold circuits [57]. These systems utilized different learning platforms to perform the classification of handwritten digits, for instance [45]. As the oldest technology numerous



classification tasks have been performed with CMOS based technology and based on Si-CMOS technology several large-scale architectures which integrate more than 1000 neuron were built. Correspondingly these machines were utilized to perform various types of classification tasks or generally different types of learning algorithms were tested mostly with CMOS or with CMOS/Hybrid CMOS/memristive platforms. (cf. Table I). Other machines on large-scales are Dynap-Se or Odin ([44], [57], [145] and references therein). Additionally, there are also small-scale approaches as well.

Table 1: Overview on large and small scale mainly CMOS based architectures and their efficacy for specific classification takss including the utilized CMOS technology and energy consumption. The classification tasks are mainly handwritten digits or image recognition. More information can be found in the given references and references therein.

| Neuromorphic Chip | Technology /Company | Neuron density | Synapses & Energy consumptio n | Classificatio n tasks performed (exemplary, c.f. Refs as well) |
|-----------------------------------|---|--|---|--|
| SpiNNaker[146] | Digital, 130 nm CMOS, efficient simulation large spiking networks (University of Manchester) | 10 ⁹ spiking neurons approaching brain complexity | 100 nJ/neuron & 43 nJ/synapse | Spinnaker 2 prototype, DNN: Handwritten digits dataset MINST : 96.6 %[147] Audio sample classification : 85 % [148] |
| TrueNorth[30] | Digital CMOS, 28 nm process technology IBM | 4096 neurosynapti c cores (10 ⁶ neurons) [44], [57], [145] Leaky integrate and fire in each core | 256 M synapses, 26 pJ/synaptic operation | Real-time classification EEG data [149] Handwritten digits & Protein secondary structure recognition [150] |
| Loihi[151] | Digital, 14 nm (FinFet) process CMOS, Intel | 130 · 10 ³ neurons | 130 · 10 ⁶ synapses 81 pJ/neuron & 15 pJ/synaptic operation | Gesture recognition, 89.64 % classification accuracy [152] |
| Neurogrid[153]/Braindrop[154] | Mixed signal 28 nm CMOS | Up to 10 ⁶ neurons/4096 neurons, 64KB weight memory | 0.38 pJ/synaptic update | |



| BrainScaleS[155] | Mixed digital analogue. 180 nm (65 nm) CMOS first (second) generation | 180 · 10 ³ neurons | 40 · 10 ⁶ synapses per wafer 10 pJ per transmit | [156]Deep spiking neural network |
|---|--|----------------------------------|--|---|
| Analog VMM | 180 nm NOR flash | | 6-bit Analog Synapse resolution 20 nJ/inference | MNIST: 94.7 % Image recognition CIFAR-10: 84.8 % |
| Other small-scale algorithms cf. | Other small-scale algorithms cf. [23] and references therein) | | | |
| Supervised DNN [157] | ResNet: Backpropagatio n with ReLU | | | CIFAR-10 95.08 % |
| Supervised SNN with transfer learning LeNet network[24] | ConvNet Neuron with rate-based leaky integrate and fire neuron | | | MNIST handwritten digits recognition 99.44 % |
| Spike based backpropagation[158] | Backprop with rate based integrate and fire neurons | | | MNIST, accuracy 99.31% |

For instance, a network based on two SST re-routed NOR-arrays realized in a three-layer ANN showed 94.7 % of classification fidelity within 1 μ s and power consumption of 20 nJ per synaptic event but on the cost of increased cell-sizes due to the re-routing approach [56]. For more detailed information the reader may refer , for instance, to Ref. [23] and reference therein.

7.2.2. SPINTRONICS

Spintronic memristors

Spintronic memristors have a strong potential for linear classification and associative memory operations since the non-volatile memory, i.e., memristive devices, need to provide almost infinite endurance and almost instantaneous response capabilities. These criteria are met by spintronic devices.

For instance, memorization and pattern association could be demonstrated by using Hebbian learning on three kinds of 3x3 block patterns which converged after 20 iterations. In this work, spintronic artificial synapsed were combined with conventional electronics, where the first were comprised of SOT switching devices consisting of antiferromagnetic-ferromagnetic bilayers [159]. However, this field is in its infancy as well and still on the proof-of-concept level.

Synchronized spin-torque nano oscillators.

Using the spintronic based approach and reservoir computing methods, Romera et al. successfully demonstrated the classification of seven spoken vowels by a small network of four-coupled spintronic nano-oscillators. The training required less than 100 iterations with an accuracy of 84 % after cross-validation, exceeding the performance of executing the same task with a multilayer perceptron network.



Although compact and low-power consuming, the oscillators in this approach need to be highly tuneable in frequency. The first results are promising but large-scale demonstration is yet to be realized. However, one disadvantage of magnetic tunnel junctions are small fluctuations in the resistance which complicated the read-out [26].

Superparamagnetic MTJs

The stochastic temperature dependent state fluctuations of superparamagnetic MTJs resemble Poisson spiking dynamics and can be used to emulate neural population coding.

Accordingly, that population coding and cascaded nonlinear operations with superparamagnetic MTJs were recently shown. That would, for instance, enable one to teach robots how to perform basic reactive movements such as grasping balls [160] while consuming substantial lower amounts of energy. That is 23 nJ (7.4 nJ) per operation during (after) learning compared to 330 nJ on CMOS based neurons.

Domain Wall and Skyrmion based neurons.

To date, there are only theoretical considerations and simulations that demonstrate that magnetic textures such as skyrmions can be used for reservoir computing and pattern classification, respectively [92], [93]. Similarly it accounts for DWs which could be used as domain wall oscillators- analogous to spin torque oscillator neural networks or for secure hardware classification tasks [161]–[164].

7.2.3. LOW-DIMENSIONAL STRUCTURES

As said, although promising, the current research of low-dimensional materials needs to yet be further explored on a fundamental research level and benchmarking, compact models and intense computational research are needed for nanoscale devices and future classification tasks. Notably, most current approaches are at still at the hardware level implementation [20].

7.2.4. Classification performed with memristor devices

Although impressive results with respect to image classification [165], face verification [166] and speech recognition [16], [161], [167] were achieved using von-Neumann architectures, the latency and high power consumption are problematic. Since memristive devices inherently supply in-memory computing, are highly energy efficient and fast using Ohm's or Kirchhoff's law, they are emerging as an alternative, where RRAM and PCM are particularly advanced. In parallel, as the latter are also limited for up-scaling such as non-linearity (**cf. section on memristive devices**), new concepts with three terminal memristive devices such as ECRAM [168] or ionic floating gates [169] have been developed which partly overcome the aforementioned problems (**c.f. Figure 5** as well).

Crossbar architectures using DNNs were used for pattern classification both with RRAM and PCM based memristor units [35], [36], [169]–[172]. For instance, a crossbar array of 165000 PCM devices with a 1T1R (one transistor-one resistor) structure and implementing a three-layer DNN demonstrated image classification [35]. After the training using the MNIST database, the network achieved image classification with an accuracy of 83% due to the mentioned drawbacks of PCMS, that is asymmetry or nonlinearity of the PCM response [170]. An alteration of the synapse allowed to increase the accuracy of MINST classification to 92% [171] and grey-scale face classification from the Yale database with 91.5% accuracy. Using a 4kbit HfO_2 RRAM array with a novel programming scheme led to a maximal classification accuracy of 83% but simulations show accuracies >90% are possible.

SNNs encode the information in spikes, where a spike can represent the input signal by a real-valued signal (rate-encoding) or via the spike's latency (temporal coding) [23], [29]. The correlations between pre- and post-spike neuronal events are used to update the synaptic weights using a plasticity rule based on "Hebbian Learning" which can be modulated by error feedback. The synaptic weight



decreases in long-term depression (LTD) and increases for long-term-potentiation. The currently leading plasticity rule for SNNs, STDP, is a based on the time difference between the post-and prespikes [173]–[176].

Currently many SNNs are not able to perform on-chip learning but need to be pretrained off-chip first. This is due to the necessity of simultaneous access of all synaptic weights which increases critically the circuit overhead and hence the chip size. Despite this difficulty, both unsupervised STDP [177]–[179] and supervised STDP learning have been reported [180]–[182]. Possible applications such as data clustering or anomaly detection were discussed for an SNN, where the synaptic weights are updated by unsupervised STDP. The training of an ANN with a stochastic STDP was also shown, applied for the example of a visual pattern extraction utilizing RRAM based synapses. Additionally, by employing ferroelectric RAM (three terminal ferroelectric memristor), STDP supervised learning could be demonstrated [183]. A detailed comparison of off-chip unsupervised STDP and backpropagation for different memristor types and learning algorithms proves that STDP is by orders of magnitude more energy efficient than neural networks, as ~ nJ for the first and ~ μ J for the latter [184] (and references therein). A memristor perceptron was trained to classify a stylized letter pattern with a memristor-based neuromorphic chip using different approaches such as ex situ or in- situ training [185], [186].

Limited reliability such as fatigue in ferroelectric RAM [186] or necessity of current control during set transition to avoid an uncontrolled growth of the conductive filament in RRAM [187] or sneak paths limiting the operation in crossbar arrays [188] render pure memristive devices for neuromorphic computing currently limited.

7.2.5. Hybrid CMOS-memristor devices for classification tasks

Alternatively, to overcome above limitations and realize large-scale neuromorphic circuits, hybrid CMOS- memristor devices are a promising route where the memristive devices is integrated into the end of a CMOS process (cf. Ref. [23] and references therein). For instance, using SNN with RRAM-CMOS synapses the pre-neuron can drive a large synaptic fanout using digital CMOS buffers and voltage waveform engineering is used to transfer the latency between pre- and post-spikes [23], [51], [189]. The former can then be applied in transfer learning for inference applications. Among others, current hybrid architectures are op-amp based neuron designs [190], [191] or even driven leaky integrate and fire neurons in 180nm CMOS technology which drove RRAM cross point arrays with in-situ STDP learning [192], [193].

Transfer learning, i.e., DNN to SNN conversion, allows one to initialize SNNs and use pretrained models at the input. The highest obtained accuracy with transfer learning is 99.44 % for a MNIST handwritten digits dataset [24], while DNN yields 99.79% classification accuracy[23], [194]. Detailed tables with training accuracy of hybrid CMOS-memristor approaches can be found in Ref. [23] and references therein. To overcome the accuracy gap between semi-supervised SNNs and DNNs using backpropagation, recently also spike based propagation training methods are also under intensive investigation [195]. However, as backpropagation emerged from classical von-Neumann architectures the old issue of latency and high-power consumption are back on stage. Thus, backpropagation suffers from weight-transport problems as the transpose of the weight matrix between the lth and the l+1 level must be available, nonconcurrence, high required precision of the derivatives in the backpropagation computation and the problem of assigning the temporal credit. OxRAM with 130 nm realized in a 2Kb differential RRAM are an example for a large-scale integration and on-chip inference employed for different datasets [196]. A similar RRAM ut using an FPGA back-end demonstrated a MNIST accuracy of 94.4 % [197] and TaOx/HfO2 RRAMs with 130 nm CMOS showed 96.5 % accuracy [198].





7.2.6. Classification tasks with Photonics

Although comparably complex, photonic reservoir-based computing approaches have been used for first demonstrations of classification tasks. For instance, spoken digits could be classified with a single optoelectronic modulator and an optical fibre and a reservoir computer based on light-modulators was employed to perform the recognition of human action by computer vision [199], [200].

By using a photonic neural network, tasks such as audio or image classification, nonlinear optimization or neuroscientific hypothesis testing have been already demonstrated with recurrent, feed-forward and spiking and feed-forward neural networks respectively[60], [65], [108], [201].

Compared to other approaches for neuromorphic computing the interconnectivity and linear operations of photonic based networks are their biggest asset. However, the interconnectivity is still achieved in real space opposite to k-NET and photonic based neuromorphic computing is facing several challenges to date. One promising approach uses scalable silicon based photonic platforms, but these platforms do not currently can generate light on-chip. This renders the required co-packaging of electronics and light-sources critical for the efficiency, scalability, and stability and in the end energy consumption of the photonic neural networks. Furthermore, resonance trimming to counteract environmental variability in integrated photonics due to the built-in resonant devices is necessary and enhance the systems complexity (Ref. [25] and references therein). Additionally, building blocks such as logic gates or memory are still lacking for (pure) photonic platforms, which is realizable with magnonics and k-NET on the contrary.

8. Conclusion on report for deliverable 4.1 and classification directives for k-NET

In summary, we have given an overview of the state-of the art on alternative (mostly hardware-based) platforms for neuromorphic computing and artificial intelligence for the industry 4.0. Furthermore, it contains an overview on the performed classification tasks with the different alternative technologies and a discussion on the general advantages of magnonic based approaches and in particular k-NET. Although the technologically most advanced approaches for neural networks based on CMOS and CMOS-memristor hybrid platforms demonstrated classification accuracies >99% for specific tasks such as handwritten digits recognition, the circuitry remains complex and still required substantial energy amounts.

As stated in the beginning, this report represents the Deliverable 4.1 of work package for under the lead of Thales at month 12 of the k-NET project.

As stated earlier, due to the unique operation in wavevector space,k-NET inherently does not require wiring between neurons and synapses. The neurons and synapses in k-NET correspond to the spin wave mode amplitudes (populations) and to the nonlinear interactions among them, respectively. These nonlinear interactions will result in a time dependent evolution of k-NET neurons. Hence, contrary to a feedforward (deep) neural network there is no clear one-way propagation path and then the system will be inherently recurrent as well. For example, a given input mode population may not only be affected by the input signals, but also subsequent spin-wave scattering processes. As a result, energy therefore flows in and out of these modes in a complex way, until a readout is made. Consequently, that inherent properties of k-NET will impose some bounds on the training techniques that one could use.

Being only one type of imaginable neural network, k-NET could be classified as a Hopfield-like device.





Hopfield type neural networks are recurrent ANNs which are typically used for auto-association and optimization tasks.

Additionally, note that- at this stage- we anticipate that the k-NET concept will be useful for classifying tasks for which information is naturally encoded in frequency space. For example, we can envisage greatly extending the vowel recognition task of Romera *et al.*, where formants, i.e., resonant frequencies of the vocal tract that characterize a particular vowel, are used as inputs to a spin-torque nano-oscillator array. In the k-NET device, these frequency inputs can be mapped onto specific spin wave mode populations, whose nonlinear interactions would lead to distinct output states of the magnetic system. Because the ferromagnetic element used possesses a greater number of accessible states (N >> 4) in comparison to an oscillator array, we anticipate that classification schemes can be applied to datasets with large number of members.

We must emphasize that vowel recognition is an excellent and widely used toy problem to test neuromorphic computing models with emerging devices. Furthermore, employing vowel recognition as a test problem, allows a straightforward approach to benchmark our results against literature work. While a central goal of the project is demonstrate such a toy problem, we expect that k-NET devices will be scalable to larger sizes and / or interconnected to form complex processing pipelines. These, eventually, should excel in complex recognition tasks. For instance, one utility of the spin wave neural network is the capacity to process GHz-rate signals "natively" without too much pre-processing. In this light, one could also think about applications such as feature detection in radar data (e.g., autonomous vehicles).

However, one must also not that there are numerous nonlinear spin wave processes that involve clear thresholds which might mimic integrate-and- fire behaviour. Thus, at this stage of the project a possible realization of the K-NET conjuncture as a SNN has to be considered, either. The involvement of thresholds determines a specific energy regime for onset the nonlinear spin wave interactions, i.e., scattering processes. If the system is driven in a clocked manner, the (multiple) spin wave scattering processes result in an energy redistribution of the spin wave modes, that is k-NETs neurons such that the system falls again below the critical threshold and needs to be 'pumped' above with the next incoming signal. Such functionality would exhibit some analogies with leaky integrate and fire behaviour of SNNs.

In combination with the given overview on the state-of the art of alternative technologies of k-NET and their classification tasks and the previous discussion shows what are the current limitations of the other technologies and that K-NET has the potential to be possibly used in different types of neural networks which widens the area of application of k-NET wavevector spaced approach. Hence, it could be indeed a game changer which needs to be further classified in the future and will be part of the deliverable D 4.2 at month 18.

9. References:

- [1] D. S. Jeong, K. M. Kim, S. Kim, B. J. Choi, and C. S. Hwang, 'Memristors for Energy-Efficient New Computing Paradigms', Adv. Electron. Mater., vol. 2, no. 9, p. 1600090, Sep. 2016, doi: 10.1002/aelm.201600090.
- [2] S. Verma, 'A Survey on Machine Learning Applied to Dynamic Physical Systems', arXiv:2009.09719 [cs], Sep. 2020, Accessed: Dec. 30, 2021. [Online]. Available: http://arxiv.org/abs/2009.09719
- [3] F. Emmert-Streib, Z. Yang, H. Feng, S. Tripathi, and M. Dehmer, 'An Introductory Review of Deep Learning for Prediction Models With Big Data', *Front. Artif. Intell.*, vol. 3, p. 4, Feb. 2020, doi: 10.3389/frai.2020.00004.



- O. I. Abiodun *et al.*, 'Comprehensive Review of Artificial Neural Network Applications to Pattern Recognition', *IEEE Access*, vol. 7, pp. 158820–158846, 2019, doi: 10.1109/ACCESS.2019.2945545.
- [5] Z. Lv, Y. Wang, J. Chen, J. Wang, Y. Zhou, and S.-T. Han, 'Semiconductor Quantum Dots for Memories and Neuromorphic Computing Systems', *Chem. Rev.*, vol. 120, no. 9, pp. 3941–4006, May 2020, doi: 10.1021/acs.chemrev.9b00730.
- [6] A. Sherstinsky, 'Fundamentals of Recurrent Neural Network (RNN) and Long Short-Term Memory (LSTM) network', *Physica D: Nonlinear Phenomena*, vol. 404, p. 132306, Mar. 2020, doi: 10.1016/j.physd.2019.132306.
- [7] W. Maass, 'To Spike or Not to Spike: That Is the Question', *Proc. IEEE*, vol. 103, no. 12, pp. 2219–2224, Dec. 2015, doi: 10.1109/JPROC.2015.2496679.
- [8] J. Calvin, S. K. Rogers, D. R. Zahirniak, D. W. Ruck, and M. E. Oxley, 'Characterization of the 80170NX (ETANN) chip sigmoidal transfer function for a device Vgain=3.3V', Orlando, FL, Sep. 1993, pp. 654–661. doi: 10.1117/12.152567.
- [9] B. Dieny *et al.*, 'Opportunities and challenges for spintronics in the microelectronics industry', *Nat Electron*, vol. 3, no. 8, pp. 446–459, Aug. 2020, doi: 10.1038/s41928-020-0461-5.
- [10] A. V. Chumak et al., 'Roadmap on Spin-Wave Computing', arXiv:2111.00365 [cond-mat, physics:physics], Oct. 2021, Accessed: Jan. 14, 2022. [Online]. Available: http://arxiv.org/abs/2111.00365
- [11] A. Barman *et al.*, 'The 2021 Magnonics Roadmap', *J. Phys.: Condens. Matter*, vol. 33, no. 41, p. 413001, Oct. 2021, doi: 10.1088/1361-648X/abec1a.
- [12] 'DARPA Program Aims to Build Quantum-inspired Solvers', May 10, 2021. https://insidehpc.com/2021/10/darpa-program-aims-to-build-quantum-inspired-solvers/
- [13] R. Hamerly *et al.*, 'Experimental investigation of performance differences between coherent Ising machines and a quantum annealer', *Sci. Adv.*, vol. 5, no. 5, p. eaau0823, May 2019, doi: 10.1126/sciadv.aau0823.
- [14] T. Kahane, 'Why executives are adopting quantum-inspired computing solutions right now'. Al & Analytics Practice Leader for North America at Fujitsu, 2020. [Online]. Available: http://marketing.us.fujitsu.com/rs/407-MTR-501/images/quantum-inspired-computing.pdf
- [15] D. Marković, A. Mizrahi, D. Querlioz, and J. Grollier, 'Physics for neuromorphic computing', Nat Rev Phys, vol. 2, no. 9, pp. 499–510, Sep. 2020, doi: 10.1038/s42254-020-0208-2.
- [16] V. Milo, G. Malavena, C. Monzio Compagnoni, and D. Ielmini, 'Memristive and CMOS Devices for Neuromorphic Computing', *Materials*, vol. 13, no. 1, p. 166, Jan. 2020, doi: 10.3390/ma13010166.
- [17] A. Alamia, V. Gauducheau, D. Paisios, and R. VanRullen, 'Comparing feedforward and recurrent neural network architectures with human behavior in artificial grammar learning', *Sci Rep*, vol. 10, no. 1, p. 22172, Dec. 2020, doi: 10.1038/s41598-020-79127-γ.
- [18] G. Tanaka *et al.*, 'Recent advances in physical reservoir computing: A review', *Neural Networks*, vol. 115, pp. 100–123, Jul. 2019, doi: 10.1016/j.neunet.2019.03.005.
- [19] K. Nakajima, 'Physical reservoir computing—an introductory perspective', *Jpn. J. Appl. Phys.*, vol. 59, no. 6, p. 060501, Jun. 2020, doi: 10.35848/1347-4065/ab8d4f.
- [20] V. K. Sangwan and M. C. Hersam, 'Neuromorphic nanoelectronic materials', Nat. Nanotechnol., vol. 15, no. 7, pp. 517–528, Jul. 2020, doi: 10.1038/s41565-020-0647-z.
- [21] O. Krestinskaya, A. P. James, and L. O. Chua, 'Neuromemristive Circuits for Edge Computing: A Review', *IEEE Trans. Neural Netw. Learning Syst.*, vol. 31, no. 1, pp. 4–23, Jan. 2020, doi: 10.1109/TNNLS.2019.2899262.
- [22] M. F. Bear, B. W. Connors, and M. A. Paradiso, *Neuroscience: exploring the brain*, 3rd ed. Philadelphia, PA: Lippincott Williams & Wilkins, 2007.
- [23] V. Saxena, 'Neuromorphic computing: From devices to integrated circuits', *Journal of Vacuum Science & Technology B*, vol. 39, no. 1, p. 010801, Jan. 2021, doi: 10.1116/6.0000591.
- [24] B. Rueckauer, I.-A. Lungu, Y. Hu, M. Pfeiffer, and S.-C. Liu, 'Conversion of Continuous-Valued Deep Networks to Efficient Event-Driven Networks for Image Classification', *Front. Neurosci.*, vol. 11, p. 682, Dec. 2017, doi: 10.3389/fnins.2017.00682.





- [25] B. J. Shastri *et al.*, 'Photonics for artificial intelligence and neuromorphic computing', *Nat. Photonics*, vol. 15, no. 2, pp. 102–114, Feb. 2021, doi: 10.1038/s41566-020-00754-y.
- [26] J. Grollier, D. Querlioz, K. Y. Camsari, K. Everschor-Sitte, S. Fukami, and M. D. Stiles, 'Neuromorphic spintronics', *Nat Electron*, vol. 3, no. 7, pp. 360–370, Jul. 2020, doi: 10.1038/s41928-019-0360-9.
- [27] J. Zhou and J. Chen, 'Prospect of Spintronics in Neuromorphic Computing', *Adv. Electron. Mater.*, vol. 7, no. 9, p. 2100465, Sep. 2021, doi: 10.1002/aelm.202100465.
- [28] C. Lee, S. S. Sarwar, P. Panda, G. Srinivasan, and K. Roy, 'Enabling Spike-Based Backpropagation for Training Deep Neural Network Architectures', *Front. Neurosci.*, vol. 14, p. 119, Feb. 2020, doi: 10.3389/fnins.2020.00119.
- [29] S. Davidson and S. B. Furber, 'Comparison of Artificial and Spiking Neural Networks on Digital Hardware', *Front. Neurosci.*, vol. 15, p. 651141, Apr. 2021, doi: 10.3389/fnins.2021.651141.
- [30] F. Akopyan *et al.*, 'TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip', *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 34, no. 10, pp. 1537–1557, Oct. 2015, doi: 10.1109/TCAD.2015.2474396.
- [31] K. Amunts and T. Lippert, 'Brain research challenges supercomputing', *Science*, vol. 374, no. 6571, pp. 1054–1055, Nov. 2021, doi: 10.1126/science.abl8519.
- [32] J. Göltz *et al.*, 'Fast and energy-efficient neuromorphic deep learning with first-spike times', *Nat Mach Intell*, vol. 3, no. 9, pp. 823–835, Sep. 2021, doi: 10.1038/s42256-021-00388-x.
- [33] G. Chakma, N. D. Skuda, C. D. Schuman, J. S. Plank, M. E. Dean, and G. S. Rose, 'Energy and Area Efficiency in Neuromorphic Computing for Resource Constrained Devices', in *Proceedings of the* 2018 on Great Lakes Symposium on VLSI, Chicago IL USA, May 2018, pp. 379–383. doi: 10.1145/3194554.3194611.
- [34] V. Saxena, 'A Process-Variation Robust RRAM-Compatible CMOS Neuron for Neuromorphic System-on-a-Chip', in 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain, Oct. 2020, pp. 1–5. doi: 10.1109/ISCAS45731.2020.9180801.
- [35] G. W. Burr et al., 'Experimental demonstration and tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory as the synaptic weight element', in 2014 IEEE International Electron Devices Meeting, San Francisco, CA, USA, Dec. 2014, p. 29.5.1-29.5.4. doi: 10.1109/IEDM.2014.7047135.
- [36] M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, 'Training and operation of an integrated neuromorphic network based on metal-oxide memristors', *Nature*, vol. 521, no. 7550, pp. 61–64, May 2015, doi: 10.1038/nature14441.
- [37] C. Li *et al.*, 'Analogue signal and image processing with large memristor crossbars', *Nat Electron*, vol. 1, no. 1, pp. 52–59, Jan. 2018, doi: 10.1038/s41928-017-0002-z.
- [38] C. Monzio Compagnoni, A. Goda, A. S. Spinelli, P. Feeley, A. L. Lacaita, and A. Visconti, 'Reviewing the Evolution of the NAND Flash Technology', *Proc. IEEE*, vol. 105, no. 9, pp. 1609– 1633, Sep. 2017, doi: 10.1109/JPROC.2017.2665781.
- [39] R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, 'Introduction to flash memory', *Proc. IEEE*, vol. 91, no. 4, pp. 489–502, Apr. 2003, doi: 10.1109/JPROC.2003.811702.
- [40] F. M. Bayat, X. Guo, H. A. Om'mani, N. Do, K. K. Likharev, and D. B. Strukov, 'Redesigning commercial floating-gate memory for analog computing applications', in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal, May 2015, pp. 1921–1924. doi: 10.1109/ISCAS.2015.7169048.
- [41] F. Merrikh-Bayat, X. Guo, M. Klachko, M. Prezioso, K. K. Likharev, and D. B. Strukov, 'High-Performance Mixed-Signal Neurocomputing With Nanoscale Floating-Gate Memory Cell Arrays', *IEEE Trans. Neural Netw. Learning Syst.*, vol. 29, no. 10, pp. 4782–4790, Oct. 2018, doi: 10.1109/TNNLS.2017.2778940.
- [42] X. Guo et al., 'Fast, energy-efficient, robust, and reproducible mixed-signal neuromorphic classifier based on embedded NOR flash memory technology', in 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, Dec. 2017, p. 6.5.1-6.5.4. doi: 10.1109/IEDM.2017.8268341.





- [43] X. Guo *et al.*, 'Temperature-insensitive analog vector-by-matrix multiplier based on 55 nm NOR flash memory cells', in 2017 IEEE Custom Integrated Circuits Conference (CICC), Austin, TX, Apr. 2017, pp. 1–4. doi: 10.1109/CICC.2017.7993628.
- [44] G. S. Rose, M. S. A. Shawkat, A. Z. Foshie, J. J. Murray, and M. M. Adnan, 'A system design perspective on neuromorphic computer processors', *Neuromorph. Comput. Eng.*, vol. 1, no. 2, p. 022001, Dec. 2021, doi: 10.1088/2634-4386/ac24f5.
- [45] M. Rahimi Azghadi *et al.*, 'Complementary Metal-Oxide Semiconductor and Memristive Hardware for Neuromorphic Computing', *Advanced Intelligent Systems*, vol. 2, no. 5, p. 1900189, May 2020, doi: 10.1002/aisy.201900189.
- [46] G. Bi and M. Poo, 'Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type', J. Neurosci., vol. 18, no. 24, pp. 10464–10472, Dec. 1998, doi: 10.1523/JNEUROSCI.18-24-10464.1998.
- [47] A. Citri and R. C. Malenka, 'Synaptic Plasticity: Multiple Forms, Functions, and Mechanisms', *Neuropsychopharmacol*, vol. 33, no. 1, pp. 18–41, Jan. 2008, doi: 10.1038/sj.npp.1301559.
- [48] L. Wang, S.-R. Lu, and J. Wen, 'Recent Advances on Neuromorphic Systems Using Phase-Change Materials', *Nanoscale Res Lett*, vol. 12, no. 1, p. 347, Dec. 2017, doi: 10.1186/s11671-017-2114-9.
- [49] S. Oh, H. Hwang, and I. K. Yoo, 'Ferroelectric materials for neuromorphic computing', APL Materials, vol. 7, no. 9, p. 091109, Sep. 2019, doi: 10.1063/1.5108562.
- [50] D. Kuzum, S. Yu, and H.-S. Philip Wong, 'Synaptic electronics: materials, devices and applications', *Nanotechnology*, vol. 24, no. 38, p. 382001, Sep. 2013, doi: 10.1088/0957-4484/24/38/382001.
- [51] D. Ielmini and S. Ambrogio, 'Emerging neuromorphic devices', *Nanotechnology*, vol. 31, no. 9, p. 092001, Feb. 2020, doi: 10.1088/1361-6528/ab554b.
- [52] S. Yu, 'Neuro-Inspired Computing With Emerging Nonvolatile Memorys', Proc. IEEE, vol. 106, no. 2, pp. 260–285, Feb. 2018, doi: 10.1109/JPROC.2018.2790840.
- [53] D. Ielmini and H.-S. P. Wong, 'In-memory computing with resistive switching devices', *Nat Electron*, vol. 1, no. 6, pp. 333–343, Jun. 2018, doi: 10.1038/s41928-018-0092-2.
- [54] I. Boybat *et al.*, 'Neuromorphic computing with multi-memristive synapses', *Nat Commun*, vol. 9, no. 1, p. 2514, Dec. 2018, doi: 10.1038/s41467-018-04933-y.
- [55] M. Trentzsch et al., 'A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs', in 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, Dec. 2016, p. 11.5.1-11.5.4. doi: 10.1109/IEDM.2016.7838397.
- [56] K. Florent *et al.*, 'Vertical Ferroelectric HfO2 FET based on 3-D NAND Architecture: Towards Dense Low-Power Memory', in 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, Dec. 2018, p. 2.5.1-2.5.4. doi: 10.1109/IEDM.2018.8614710.
- [57] B. Rajendran, A. Sebastian, M. Schmuker, N. Srinivasa, and E. Eleftheriou, 'Low-Power Neuromorphic Hardware for Signal Processing Applications: A Review of Architectural and System-Level Design Approaches', *IEEE Signal Process. Mag.*, vol. 36, no. 6, pp. 97–110, Nov. 2019, doi: 10.1109/MSP.2019.2933719.
- [58] F. Zahoor, T. Z. Azni Zulkifli, and F. A. Khanday, 'Resistive Random Access Memory (RRAM): an Overview of Materials, Switching Mechanism, Performance, Multilevel Cell (mlc) Storage, Modeling, and Applications', *Nanoscale Res Lett*, vol. 15, no. 1, p. 90, Dec. 2020, doi: 10.1186/s11671-020-03299-9.
- [59] L. Larger, A. Baylón-Fuentes, R. Martinenghi, V. S. Udaltsov, Y. K. Chembo, and M. Jacquot, 'High-Speed Photonic Reservoir Computing Using a Time-Delay-Based Architecture: Million Words per Second Classification', *Phys. Rev. X*, vol. 7, no. 1, p. 011015, Feb. 2017, doi: 10.1103/PhysRevX.7.011015.
- [60] J. Feldmann, N. Youngblood, C. D. Wright, H. Bhaskaran, and W. H. P. Pernice, 'All-optical spiking neurosynaptic networks with self-learning capabilities', *Nature*, vol. 569, no. 7755, pp. 208–214, May 2019, doi: 10.1038/s41586-019-1157-8.
- [61] Y. Shen *et al.*, 'Deep learning with coherent nanophotonic circuits', *Nature Photon*, vol. 11, no. 7, pp. 441–446, Jul. 2017, doi: 10.1038/nphoton.2017.93.



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 899646

- [62] X. Lin *et al.*, 'All-optical machine learning using diffractive deep neural networks', *Science*, vol. 361, no. 6406, pp. 1004–1008, Sep. 2018, doi: 10.1126/science.aat8084.
- [63] Z. Cheng, C. Ríos, W. H. P. Pernice, C. D. Wright, and H. Bhaskaran, 'On-chip photonic synapse', *Sci. Adv.*, vol. 3, no. 9, p. e1700160, Sep. 2017, doi: 10.1126/sciadv.1700160.
- [64] B. Gholipour, P. Bastock, C. Craig, K. Khan, D. Hewak, and C. Soci, 'Amorphous Metal-Sulphide Microfibers Enable Photonic Synapses for Brain-Like Computing', *Advanced Optical Materials*, vol. 3, no. 5, pp. 635–641, May 2015, doi: 10.1002/adom.201400472.
- [65] A. N. Tait et al., 'Silicon Photonic Modulator Neuron', Phys. Rev. Applied, vol. 11, no. 6, p. 064043, Jun. 2019, doi: 10.1103/PhysRevApplied.11.064043.
- [66] A. N. McCaughan *et al.*, 'A superconducting thermal switch with ultrahigh impedance for interfacing superconductors to semiconductors', *Nat Electron*, vol. 2, no. 10, pp. 451–456, Oct. 2019, doi: 10.1038/s41928-019-0300-8.
- [67] T. Coughlin, 'Emerging memories take off report 2021', p. 230.
- [68] S. Jung *et al.*, 'A crossbar array of magnetoresistive memory devices for in-memory computing', *Nature*, vol. 601, no. 7892, pp. 211–216, Jan. 2022, doi: 10.1038/s41586-021-04196-6.
- [69] A. G. Gurevich and G. A. Melkov, Magnetization Oscillations and Waves. CRC PR INC, 2000. [Online]. Available: https://www.ebook.de/de/product/4297668/alexander_g_gurevich_gennadii_a_melkov_magn etization_oscillations_and_waves.html
- [70] J.-V. Kim, 'Spin-Torque Oscillators', in *Solid State Physics*, vol. 63, Elsevier, 2012, pp. 217–294. doi: 10.1016/B978-0-12-397028-2.00004-7.
- [71] Q. Shao *et al.*, 'Roadmap of Spin–Orbit Torques', *IEEE Trans. Magn.*, vol. 57, no. 7, pp. 1–39, Jul. 2021, doi: 10.1109/TMAG.2021.3078583.
- [72] A. Kurenkov, S. Fukami, and H. Ohno, 'Neuromorphic computing with antiferromagnetic spintronics', *Journal of Applied Physics*, vol. 128, no. 1, p. 010902, Jul. 2020, doi: 10.1063/5.0009482.
- [73] M. Romera *et al.*, 'Vowel recognition with four coupled spin-torque nano-oscillators', *Nature*, vol. 563, no. 7730, pp. 230–234, Nov. 2018, doi: 10.1038/s41586-018-0632-y.
- [74] D. Marković *et al.*, 'Reservoir computing with the frequency, phase, and amplitude of spintorque nano-oscillators', *Appl. Phys. Lett.*, vol. 114, no. 1, p. 012409, Jan. 2019, doi: 10.1063/1.5079305.
- [75] A. Houshang, E. Iacocca, P. Dürrenfeld, S. R. Sani, J. Åkerman, and R. K. Dumas, 'Spin-wavebeam driven synchronization of nanocontact spin-torque oscillators', *Nature Nanotech*, vol. 11, no. 3, pp. 280–286, Mar. 2016, doi: 10.1038/nnano.2015.280.
- [76] S. Kaka, M. R. Pufall, W. H. Rippard, T. J. Silva, S. E. Russek, and J. A. Katine, 'Mutual phaselocking of microwave spin torque nano-oscillators', *Nature*, vol. 437, no. 7057, pp. 389–392, Sep. 2005, doi: 10.1038/nature04035.
- [77] F. B. Mancoff, N. D. Rizzo, B. N. Engel, and S. Tehrani, 'Phase-locking in double-point-contact spin-transfer devices', *Nature*, vol. 437, no. 7057, pp. 393–395, Sep. 2005, doi: 10.1038/nature04036.
- [78] F. Abreu Araujo and J. Grollier, 'Controlling the synchronization properties of two dipolarly coupled vortex based spin-torque nano-oscillators by the intermediate of a third one', J. Appl. Phys., vol. 120, no. 10, p. 103903, Sep. 2016, doi: 10.1063/1.4962014.
- [79] Y. Li, X. de Milly, O. Klein, V. Cros, J. Grollier, and G. de Loubens, 'Selective control of vortex polarities by microwave field in two robustly synchronized spin-torque nano-oscillators', *Appl. Phys. Lett.*, vol. 112, no. 2, p. 022405, Jan. 2018, doi: 10.1063/1.5012768.
- [80] A. Mizrahi, N. Locatelli, J. Grollier, and D. Querlioz, 'Synchronization of electrically coupled stochastic magnetic oscillators induced by thermal and electrical noise', *Phys. Rev. B*, vol. 94, no. 5, p. 054419, Aug. 2016, doi: 10.1103/PhysRevB.94.054419.
- [81] X. Cheng, C. T. Boone, J. Zhu, and I. N. Krivorotov, 'Nonadiabatic Stochastic Resonance of a Nanomagnet Excited by Spin Torque', *Phys. Rev. Lett.*, vol. 105, no. 4, p. 047202, Jul. 2010, doi: 10.1103/PhysRevLett.105.047202.





- [82] J. Cai et al., 'Voltage-Controlled Spintronic Stochastic Neuron Based on a Magnetic Tunnel Junction', Phys. Rev. Applied, vol. 11, no. 3, p. 034015, Mar. 2019, doi: 10.1103/PhysRevApplied.11.034015.
- [83] N. Locatelli et al., 'Noise-Enhanced Synchronization of Stochastic Magnetic Oscillators', Physical Review Applied, vol. 2, no. 3, Sep. 2014, doi: 10.1103/PhysRevApplied.2.034009.
- [84] D. Vodenicarevic *et al.*, 'Low-Energy Truly Random Number Generation with Superparamagnetic Tunnel Junctions for Unconventional Computing', *Phys. Rev. Applied*, vol. 8, no. 5, p. 054045, Nov. 2017, doi: 10.1103/PhysRevApplied.8.054045.
- [85] A. F. Vincent *et al.*, 'Spin-Transfer Torque Magnetic Memory as a Stochastic Memristive Synapse for Neuromorphic Systems', *IEEE Trans. Biomed. Circuits Syst.*, vol. 9, no. 2, pp. 166– 174, Apr. 2015, doi: 10.1109/TBCAS.2015.2414423.
- [86] R. B. Stein, E. R. Gossen, and K. E. Jones, 'Neuronal variability: noise or part of the signal?', Nat Rev Neurosci, vol. 6, no. 5, pp. 389–397, May 2005, doi: 10.1038/nrn1668.
- [87] A. Manchon *et al.*, 'Current-induced spin-orbit torques in ferromagnetic and antiferromagnetic systems', *Rev. Mod. Phys.*, vol. 91, no. 3, p. 035004, Sep. 2019, doi: 10.1103/RevModPhys.91.035004.
- [88] A. Manchon and S. Zhang, 'Theory of nonequilibrium intrinsic spin torque in a single nanomagnet', *Phys. Rev. B*, vol. 78, no. 21, p. 212405, Dec. 2008, doi: 10.1103/PhysRevB.78.212405.
- [89] L. Liu, T. Moriyama, D. C. Ralph, and R. A. Buhrman, 'Spin-Torque Ferromagnetic Resonance Induced by the Spin Hall Effect', *Phys. Rev. Lett.*, vol. 106, no. 3, p. 036601, Jan. 2011, doi: 10.1103/PhysRevLett.106.036601.
- [90] M. Zahedinejad *et al.*, 'Two-dimensional mutually synchronized spin Hall nano-oscillator arrays for neuromorphic computing', *Nat. Nanotechnol.*, vol. 15, no. 1, pp. 47–52, Jan. 2020, doi: 10.1038/s41565-019-0593-9.
- [91] D. Pinna, G. Bourianoff, and K. Everschor-Sitte, 'Reservoir Computing with Random Skyrmion Textures', *Phys. Rev. Applied*, vol. 14, no. 5, p. 054020, Nov. 2020, doi: 10.1103/PhysRevApplied.14.054020.
- [92] G. Bourianoff, D. Pinna, M. Sitte, and K. Everschor-Sitte, 'Potential implementation of reservoir computing models based on magnetic skyrmions', *AIP Advances*, vol. 8, no. 5, p. 055602, May 2018, doi: 10.1063/1.5006918.
- [93] D. Prychynenko et al., 'Magnetic Skyrmion as a Nonlinear Resistive Element: A Potential Building Block for Reservoir Computing', Phys. Rev. Applied, vol. 9, no. 1, p. 014034, Jan. 2018, doi: 10.1103/PhysRevApplied.9.014034.
- [94] M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy, 'Spin-Based Neuron Model With Domain-Wall Magnets as Synapse', *IEEE Trans. Nanotechnology*, vol. 11, no. 4, pp. 843–853, Jul. 2012, doi: 10.1109/TNANO.2012.2202125.
- [95] N. Vernier, D. A. Allwood, D. Atkinson, M. D. Cooke, and R. P. Cowburn, 'Domain wall propagation in magnetic nanowires by spin-polarized current injection', *Europhys. Lett.*, vol. 65, no. 4, pp. 526–532, Feb. 2004, doi: 10.1209/epl/i2003-10112-5.
- [96] R. Kohno, J. Sampaio, S. Rohart, and A. Thiaville, 'Domain wall propagation by spin-orbit torques in in-plane magnetized systems', *Phys. Rev. B*, vol. 102, no. 2, p. 020410, Jul. 2020, doi: 10.1103/PhysRevB.102.020410.
- [97] A. Chanthbouala *et al.*, 'Vertical-current-induced domain-wall motion in MgO-based magnetic tunnel junctions with low current densities', *Nature Physics*, vol. 7, no. 8, pp. 626–630, Apr. 2011, doi: 10.1038/nphys1968.
- [98] S. Lequeux *et al.*, 'A magnetic synapse: multilevel spin-torque memristor with perpendicular anisotropy', *Sci Rep*, vol. 6, no. 1, p. 31510, Nov. 2016, doi: 10.1038/srep31510.
- [99] S. Goswami *et al.*, 'Robust resistive memory devices using solution-processable metalcoordinated azo aromatics', *Nature Mater*, vol. 16, no. 12, pp. 1216–1224, Dec. 2017, doi: 10.1038/nmat5009.
- [100] L. O. Chua, 'Nonlinear circuit foundations for nanodevices, part I: the four-element torus', *Proc. IEEE*, vol. 9, no. 11, pp. 1830–1859, Nov. 2003, doi: 10.1109/JPROC.2003.818319.





- [101] Y. V. Pershin and M. Di Ventra, 'Memory effects in complex materials and nanoscale systems', *Advances in Physics*, vol. 60, no. 2, pp. 145–227, Apr. 2011, doi: 10.1080/00018732.2010.544961.
- [102] Z. Wang *et al.*, 'Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing', *Nature Mater*, vol. 16, no. 1, pp. 101–108, Jan. 2017, doi: 10.1038/nmat4756.
- [103] P. Maier *et al.*, 'Memristive operation mode of a site-controlled quantum dot floating gate transistor', *Appl. Phys. Lett.*, vol. 106, no. 20, p. 203501, May 2015, doi: 10.1063/1.4921061.
- [104] D. Jariwala, V. K. Sangwan, L. J. Lauhon, T. J. Marks, and M. C. Hersam, 'Carbon nanomaterials for electronics, optoelectronics, photovoltaics, and sensing', *Chem. Soc. Rev.*, vol. 42, no. 7, pp. 2824–2860, 2013, doi: 10.1039/C2CS35335K.
- [105] J. Joshi, A. C. Parker, and Chih-Chieh Hsu, 'A carbon nanotube cortical neuron with spike-timingdependent plasticity', in 2009 Annual International Conference of the IEEE Engineering in Medicine and Biology Society, Minneapolis, MN, Sep. 2009, pp. 1651–1654. doi: 10.1109/IEMBS.2009.5333251.
- [106] M. M. Shulaker *et al.*, 'Three-dimensional integration of nanotechnologies for computing and data storage on a single chip', *Nature*, vol. 547, no. 7661, pp. 74–78, Jul. 2017, doi: 10.1038/nature22994.
- [107] G. Milano *et al.*, 'Self-limited single nanowire systems combining all-in-one memristive and neuromorphic functionalities', *Nat Commun*, vol. 9, no. 1, p. 5151, Dec. 2018, doi: 10.1038/s41467-018-07330-7.
- [108] J. M. Shainline, S. M. Buckley, R. P. Mirin, and S. W. Nam, 'Superconducting Optoelectronic Circuits for Neuromorphic Computing', *Phys. Rev. Applied*, vol. 7, no. 3, p. 034013, Mar. 2017, doi: 10.1103/PhysRevApplied.7.034013.
- [109] N. B. Zhitenev, A. Sidorenko, D. M. Tennant, and R. A. Cirelli, 'Chemical modification of the electronic conducting states in polymer nanodevices', *Nature Nanotech*, vol. 2, no. 4, pp. 237– 242, Apr. 2007, doi: 10.1038/nnano.2007.75.
- [110] V. K. Sangwan et al., 'Multi-terminal memtransistors from polycrystalline monolayer molybdenum disulfide', Nature, vol. 554, no. 7693, pp. 500–504, Feb. 2018, doi: 10.1038/nature25747.
- [111] B. Standley, W. Bao, H. Zhang, J. Bruck, C. N. Lau, and M. Bockrath, 'Graphene-Based Atomic-Scale Switches', Nano Lett., vol. 8, no. 10, pp. 3345–3349, Oct. 2008, doi: 10.1021/nl801774a.
- [112] M. Kim *et al.*, 'Zero-static power radio-frequency switches based on MoS2 atomristors', *Nat Commun*, vol. 9, no. 1, p. 2524, Dec. 2018, doi: 10.1038/s41467-018-04934-x.
- [113] R. Ge et al., 'Atomristor: Nonvolatile Resistance Switching in Atomic Sheets of Transition Metal Dichalcogenides', Nano Lett., vol. 18, no. 1, pp. 434–441, Jan. 2018, doi: 10.1021/acs.nanolett.7b04342.
- [114] M. Yoshida, R. Suzuki, Y. Zhang, M. Nakano, and Y. Iwasa, 'Memristive phase switching in twodimensional 1T-TaS 2 crystals', *Sci. Adv.*, vol. 1, no. 9, p. e1500606, Oct. 2015, doi: 10.1126/sciadv.1500606.
- [115] F. Zhang et al., 'Electric-field induced structural transition in vertical MoTe2- and Mo1–xWxTe2based resistive memories', Nature Mater, vol. 18, no. 1, pp. 55–61, Jan. 2019, doi: 10.1038/s41563-018-0234-y.
- [116] L. Sun et al., 'Synaptic Computation Enabled by Joule Heating of Single-Layered Semiconductors for Sound Localization', Nano Lett., vol. 18, no. 5, pp. 3229–3234, May 2018, doi: 10.1021/acs.nanolett.8b00994.
- [117] X. Zhu, D. Li, X. Liang, and W. D. Lu, 'Ionic modulation and ionic coupling effects in MoS2 devices for neuromorphic computing', *Nature Mater*, vol. 18, no. 2, pp. 141–148, Feb. 2019, doi: 10.1038/s41563-018-0248-5.
- [118] S. Ham *et al.*, 'One-dimensional organic artificial multi-synapses enabling electronic textile neural network for wearable neuromorphic applications', *Sci. Adv.*, vol. 6, no. 28, p. eaba1178, Jul. 2020, doi: 10.1126/sciadv.aba1178.





- [119] P. Maier et al., 'Electro-Photo-Sensitive Memristor for Neuromorphic and Arithmetic Computing', Phys. Rev. Applied, vol. 5, no. 5, p. 054011, May 2016, doi: 10.1103/PhysRevApplied.5.054011.
- [120] S. Kim *et al.*, 'Pattern Recognition Using Carbon Nanotube Synaptic Transistors with an Adjustable Weight Update Protocol', *ACS Nano*, vol. 11, no. 3, pp. 2814–2822, Mar. 2017, doi: 10.1021/acsnano.6b07894.
- [121] W. Xu, S.-Y. Min, H. Hwang, and T.-W. Lee, 'Organic core-sheath nanowire artificial synapses with femtojoule energy consumption', *Sci. Adv.*, vol. 2, no. 6, p. e1501326, Jun. 2016, doi: 10.1126/sciadv.1501326.
- [122] Y. Ji *et al.*, 'Flexible and twistable non-volatile memory cell array with all-organic one diode-one resistor architecture', *Nat Commun*, vol. 4, no. 1, p. 2707, Dec. 2013, doi: 10.1038/ncomms3707.
- [123] H. Tian *et al.*, 'Anisotropic Black Phosphorus Synaptic Device for Neuromorphic Applications', *Adv. Mater.*, vol. 28, no. 25, pp. 4991–4997, Jul. 2016, doi: 10.1002/adma.201600166.
- [124] A. Gumyusenge, A. Melianas, S. T. Keene, and A. Salleo, 'Materials Strategies for Organic Neuromorphic Devices', Annu. Rev. Mater. Res., vol. 51, no. 1, pp. 47–71, Jul. 2021, doi: 10.1146/annurev-matsci-080619-111402.
- [125] S. Pecqueur, D. Vuillaume, and F. Alibart, 'Perspective: Organic electronic materials and devices for neuromorphic engineering', *Journal of Applied Physics*, vol. 124, no. 15, p. 151902, Oct. 2018, doi: 10.1063/1.5042419.
- [126] Y. Tuchman et al., 'Organic neuromorphic devices: Past, present, and future challenges', MRS Bull., vol. 45, no. 8, pp. 619–630, Aug. 2020, doi: 10.1557/mrs.2020.196.
- [127] M.-K. Kim, Y. Park, I.-J. Kim, and J.-S. Lee, 'Emerging Materials for Neuromorphic Devices and Systems', *iScience*, vol. 23, no. 12, p. 101846, Dec. 2020, doi: 10.1016/j.isci.2020.101846.
- [128] A. Mahmoud *et al.*, 'Introduction to spin wave computing', *Journal of Applied Physics*, vol. 128, no. 16, p. 161101, Oct. 2020, doi: 10.1063/5.0019328.
- [129] G. Csaba, Á. Papp, and W. Porod, 'Perspectives of using spin waves for computing and signal processing', *Physics Letters A*, vol. 381, no. 17, pp. 1471–1476, May 2017, doi: 10.1016/j.physleta.2017.02.042.
- [130] Q. Wang, A. V. Chumak, and P. Pirro, 'Inverse-design magnonic devices', *Nat Commun*, vol. 12, no. 1, p. 2636, Dec. 2021, doi: 10.1038/s41467-021-22897-4.
- [131] D. E. Nikonov and I. A. Young, 'Benchmarking Delay and Energy of Neural Inference Circuits', IEEE J. Explor. Solid-State Comput. Devices Circuits, vol. 5, no. 2, pp. 75–84, Dec. 2019, doi: 10.1109/JXCDC.2019.2956112.
- [132] Á. Papp, W. Porod, and G. Csaba, 'Nanoscale neural network using non-linear spin-wave interference', Nat Commun, vol. 12, no. 1, p. 6422, Dec. 2021, doi: 10.1038/s41467-021-26711z.
- [133] A. V. Chumak and H. Schultheiss, 'Magnonics: spin waves connecting charges, spins and photons', J. Phys. D, vol. 50, no. 30, p. 300201, Jul. 2017, doi: 10.1088/1361-6463/aa7715.
- [134] J. J. M. Reynolds et al., 'A Comparison of Neuromorphic Classification Tasks', in Proceedings of the International Conference on Neuromorphic Systems, Knoxville TN USA, Jul. 2018, pp. 1–8. doi: 10.1145/3229884.3229896.
- [135] C. D. Schuman, J. D. Birdwell, and M. Dean, 'Neuroscience-inspired inspired dynamic architectures', in *Proceedings of the 2014 Biomedical Sciences and Engineering Conference*, Oak Ridge, TN, USA, May 2014, pp. 1–4. doi: 10.1109/BSEC.2014.6867735.
- [136] C. D. Schuman, J. D. Birdwell, and M. E. Dean, 'Spatiotemporal Classification Using Neuroscience-Inspired Dynamic Architectures', *Procedia Computer Science*, vol. 41, pp. 89–97, 2014, doi: 10.1016/j.procs.2014.11.089.
- [137] T. Hope Resheff, Yehezkel S. and I. Lieder, Learning TensorFlow: a guide to building deep learning systems. Beijing: O'Reilly, 2017. Accessed: Jan. 14, 2022. [Online]. Available: https://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&db=nlabk&AN=1 572744



- [138] P. U. Diehl and M. Cook, 'Unsupervised learning of digit recognition using spike-timingdependent plasticity', *Front. Comput. Neurosci.*, vol. 9, Aug. 2015, doi: 10.3389/fncom.2015.00099.
- [139] D. E. |McClelland Rumelhart and J. James L.|Feldman, Parallel Distributed Processing Explorations in the Microstructure of Cognition: Foundations. A Bradford Book, 1987. Accessed: Jan. 13, 2022. [Online]. Available:
 - http://www.vlebooks.com/vleweb/product/openreader?id=none&isbn=9780262291408
- [140] A. Sengupta, Y. Ye, R. Wang, C. Liu, and K. Roy, 'Going Deeper in Spiking Neural Networks: VGG and Residual Architectures', *Front. Neurosci.*, vol. 13, p. 95, Mar. 2019, doi: 10.3389/fnins.2019.00095.
- [141] Y. Wu, L. Deng, G. Li, J. Zhu, and L. Shi, 'Spatio-Temporal Backpropagation for Training High-Performance Spiking Neural Networks', *Front. Neurosci.*, vol. 12, p. 331, May 2018, doi: 10.3389/fnins.2018.00331.
- [142] Y. Jin, W. Zhang, and P. Li, 'Hybrid Macro/Micro Level Backpropagation for Training Deep Spiking Neural Networks', arXiv:1805.07866 [cs], Jan. 2019, Accessed: Jan. 13, 2022. [Online]. Available: http://arxiv.org/abs/1805.07866
- [143] D. Querlioz, O. Bichler, P. Dollfus, and C. Gamrat, 'Immunity to Device Variations in a Spiking Neural Network With Memristive Nanodevices', *IEEE Trans. Nanotechnology*, vol. 12, no. 3, pp. 288–295, May 2013, doi: 10.1109/TNANO.2013.2250995.
- [144] J. Bill and R. Legenstein, 'A compound memristive synapse model for statistical learning through STDP in spiking neural networks', *Front. Neurosci.*, vol. 8, Dec. 2014, doi: 10.3389/fnins.2014.00412.
- [145] A. R. Young, M. E. Dean, J. S. Plank, and G. S. Rose, 'A Review of Spiking Neuromorphic Hardware Communication Systems', *IEEE Access*, vol. 7, pp. 135606–135620, 2019, doi: 10.1109/ACCESS.2019.2941772.
- [146] S. Furber and A. Brown, 'Biologically-Inspired Massively-Parallel Architectures Computing Beyond a Million Processors', in 2009 Ninth International Conference on Application of Concurrency to System Design, Augsburg, Germany, Jul. 2009, pp. 3–12. doi: 10.1109/ACSD.2009.17.
- [147] C. Liu *et al.*, 'Memory-Efficient Deep Learning on a SpiNNaker 2 Prototype', *Front. Neurosci.*, vol. 12, p. 840, Nov. 2018, doi: 10.3389/fnins.2018.00840.
- [148] J. P. Dominguez-Morales et al., 'Multilayer Spiking Neural Network for Audio Samples Classification Using SpiNNaker', in Artificial Neural Networks and Machine Learning – ICANN 2016, vol. 9886, A. E. P. Villa, P. Masulli, and A. J. Pons Rivero, Eds. Cham: Springer International Publishing, 2016, pp. 45–53. doi: 10.1007/978-3-319-44778-0_6.
- [149] I. Kiral-Kornek et al., 'TrueNorth-enabled real-time classification of EEG data for brain-computer interfacing', in 2017 39th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), Seogwipo, Jul. 2017, pp. 1648–1651. doi: 10.1109/EMBC.2017.8037156.
- [150] W. Wen et al., 'A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip', in *Proceedings of the 53rd Annual Design Automation Conference*, Austin Texas, Jun. 2016, pp. 1–6. doi: 10.1145/2897937.2897968.
- [151] M. Davies et al., 'Loihi: A Neuromorphic Manycore Processor with On-Chip Learning', IEEE Micro, vol. 38, no. 1, pp. 82–99, Jan. 2018, doi: 10.1109/MM.2018.112130359.
- [152] R. Massa, A. Marchisio, M. Martina, and M. Shafique, 'An Efficient Spiking Neural Network for Recognizing Gestures with a DVS Camera on the Loihi Neuromorphic Processor', in 2020 International Joint Conference on Neural Networks (IJCNN), Glasgow, United Kingdom, Jul. 2020, pp. 1–9. doi: 10.1109/IJCNN48605.2020.9207109.
- [153] B. V. Benjamin *et al.*, 'Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations', *Proc. IEEE*, vol. 102, no. 5, pp. 699–716, May 2014, doi: 10.1109/JPROC.2014.2313565.





- [154] A. Neckar et al., 'Braindrop: A Mixed-Signal Neuromorphic Architecture With a Dynamical Systems-Based Programming Model', Proc. IEEE, vol. 107, no. 1, pp. 144–164, Jan. 2019, doi: 10.1109/JPROC.2018.2881432.
- [155] S. Scholze, 'VLSI implementation of a 2.8 Gevent/s packet-based AER interface with routing and event sorting functionality', *Front. Neurosci.*, vol. 5, 2011, doi: 10.3389/fnins.2011.00117.
- [156] S. Schmitt *et al.*, 'Neuromorphic hardware in the loop: Training a deep spiking network on the BrainScaleS wafer-scale system', in 2017 International Joint Conference on Neural Networks (IJCNN), Anchorage, AK, May 2017, pp. 2227–2234. doi: 10.1109/IJCNN.2017.7966125.
- [157] K. He, X. Zhang, S. Ren, and J. Sun, 'Identity Mappings in Deep Residual Networks', arXiv:1603.05027 [cs], Jul. 2016, Accessed: Jan. 11, 2022. [Online]. Available: http://arxiv.org/abs/1603.05027
- [158] J. H. Lee, T. Delbruck, and M. Pfeiffer, 'Training Deep Spiking Neural Networks Using Backpropagation', *Front. Neurosci.*, vol. 10, Nov. 2016, doi: 10.3389/fnins.2016.00508.
- [159] W. A. Borders *et al.*, 'Analogue spin–orbit torque device for artificial-neural-network-based associative memory operation', *Appl. Phys. Express*, vol. 10, no. 1, p. 013007, Jan. 2017, doi: 10.7567/APEX.10.013007.
- [160] A. Mizrahi *et al.*, 'Neural-like computing with populations of superparamagnetic basis functions', *Nat Commun*, vol. 9, no. 1, p. 1533, Dec. 2018, doi: 10.1038/s41467-018-03963-w.
- [161] Q. Shao et al., 'Spintronic memristors for computing', arXiv:2112.02879 [cond-mat, physics:physics], Dec. 2021, Accessed: Dec. 28, 2021. [Online]. Available: http://arxiv.org/abs/2112.02879
- [162] T. Ono and Y. Nakatani, 'Magnetic Domain Wall Oscillator', Appl. Phys. Express, vol. 1, p. 061301, May 2008, doi: 10.1143/APEX.1.061301.
- [163] A. Bisig, L. Heyne, O. Boulle, and M. Kläui, 'Tunable steady-state domain wall oscillator with perpendicular magnetic anisotropy', *Appl. Phys. Lett.*, vol. 95, no. 16, p. 162504, Oct. 2009, doi: 10.1063/1.3238314.
- [164] Y. Xiong et al., 'Experimental parameters, combined dynamics, and nonlinearity of a magnonicopto-electronic oscillator (MOEO)', Review of Scientific Instruments, vol. 91, no. 12, p. 125105, Dec. 2020, doi: 10.1063/5.0023715.
- [165] K. He, X. Zhang, S. Ren, and J. Sun, 'Delving Deep into Rectifiers: Surpassing Human-Level Performance on ImageNet Classification', in 2015 IEEE International Conference on Computer Vision (ICCV), Santiago, Chile, Dec. 2015, pp. 1026–1034. doi: 10.1109/ICCV.2015.123.
- [166] Y. Taigman, M. Yang, M. Ranzato, and L. Wolf, 'DeepFace: Closing the Gap to Human-Level Performance in Face Verification', in 2014 IEEE Conference on Computer Vision and Pattern Recognition, Columbus, OH, USA, Jun. 2014, pp. 1701–1708. doi: 10.1109/CVPR.2014.220.
- [167] W. Xiong et al., 'Toward Human Parity in Conversational Speech Recognition', IEEE/ACM Trans. Audio Speech Lang. Process., vol. 25, no. 12, pp. 2410–2423, Dec. 2017, doi: 10.1109/TASLP.2017.2756440.
- [168] J. Tang et al., 'ECRAM as Scalable Synaptic Cell for High-Speed, Low-Power Neuromorphic Computing', in 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, Dec. 2018, p. 13.1.1-13.1.4. doi: 10.1109/IEDM.2018.8614551.
- [169] E. J. Fuller *et al.*, 'Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing', *Science*, vol. 364, no. 6440, pp. 570–574, May 2019, doi: 10.1126/science.aaw5581.
- [170] P. Yao *et al.*, 'Face classification using electronic synapses', *Nat Commun*, vol. 8, no. 1, p. 15199, Aug. 2017, doi: 10.1038/ncomms15199.
- [171] C. Li *et al.*, 'Efficient and self-adaptive in-situ learning in multilayer memristor neural networks', *Nat Commun*, vol. 9, no. 1, p. 2385, Dec. 2018, doi: 10.1038/s41467-018-04484-2.
- [172] S. Ambrogio *et al.*, 'Equivalent-accuracy accelerated neural-network training using analogue memory', *Nature*, vol. 558, no. 7708, pp. 60–67, Jun. 2018, doi: 10.1038/s41586-018-0180-5.
- [173] C. D. Schuman et al., 'A Survey of Neuromorphic Computing and Neural Networks in Hardware', arXiv:1705.06963 [cs], May 2017, Accessed: Jan. 13, 2022. [Online]. Available: http://arxiv.org/abs/1705.06963





- [174] Y. Dan and M. Poo, 'Spike Timing-Dependent Plasticity of Neural Circuits', *Neuron*, vol. 44, no. 1, pp. 23–30, Sep. 2004, doi: 10.1016/j.neuron.2004.09.007.
- [175] W. Gerstner and W. M. Kistler, *Spiking Neuron Models: Single Neurons, Populations, Plasticity*, 1st ed. Cambridge University Press, 2002. doi: 10.1017/CB09780511815706.
- [176] G. Bi and M. Poo, 'Synaptic Modification by Correlated Activity: Hebb's Postulate Revisited', Annu. Rev. Neurosci., vol. 24, no. 1, pp. 139–166, Mar. 2001, doi: 10.1146/annurev.neuro.24.1.139.
- [177] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, 'Nanoscale Memristor Device as Synapse in Neuromorphic Systems', *Nano Lett.*, vol. 10, no. 4, pp. 1297–1301, Apr. 2010, doi: 10.1021/nl904092h.
- [178] K. Seo et al., 'Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device', Nanotechnology, vol. 22, no. 25, p. 254023, Jun. 2011, doi: 10.1088/0957-4484/22/25/254023.
- [179] Y. Li *et al.,* 'Ultrafast Synaptic Events in a Chalcogenide Memristor', *Sci Rep*, vol. 3, no. 1, p. 1619, Dec. 2013, doi: 10.1038/srep01619.
- [180] R. Waser, R. Dittmann, G. Staikov, and K. Szot, 'Redox-Based Resistive Switching Memories -Nanoionic Mechanisms, Prospects, and Challenges', *Adv. Mater.*, vol. 21, no. 25–26, pp. 2632– 2663, Jul. 2009, doi: 10.1002/adma.200900375.
- [181] Y. Zeng et al., 'A Supervised STDP-based Training Algorithm for Living Neural Networks', arXiv:1710.10944 [cs, q-bio, stat], Mar. 2018, Accessed: Jan. 13, 2022. [Online]. Available: http://arxiv.org/abs/1710.10944
- [182] Z. Bing, I. Baumann, Z. Jiang, K. Huang, C. Cai, and A. Knoll, 'Supervised Learning in SNN via Reward-Modulated Spike-Timing-Dependent Plasticity for a Target Reaching Vehicle', Front. Neurorobot., vol. 13, p. 18, May 2019, doi: 10.3389/fnbot.2019.00018.
- [183] Y. Nishitani, Y. Kaneko, and M. Ueda, 'Supervised Learning Using Spike-Timing-Dependent Plasticity of Memristive Synapses', *IEEE Trans. Neural Netw. Learning Syst.*, vol. 26, no. 12, pp. 2999–3008, Dec. 2015, doi: 10.1109/TNNLS.2015.2399491.
- [184] L. Deng, D. Wang, Z. Zhang, P. Tang, G. Li, and J. Pei, 'Energy consumption analysis for various memristive networks under different learning strategies', *Physics Letters A*, vol. 380, no. 7–8, pp. 903–909, Feb. 2016, doi: 10.1016/j.physleta.2015.12.024.
- [185] F. M. Bayat, M. Prezioso, B. Chakrabarti, I. Kataeva, and D. Strukov, 'Memristor-based perceptron classifier: Increasing complexity and coping with imperfect hardware', in 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Irvine, CA, Nov. 2017, pp. 549–554. doi: 10.1109/ICCAD.2017.8203825.
- [186] C. Sung, H. Hwang, and I. K. Yoo, 'Perspective: A review on memristive hardware for neuromorphic computation', *Journal of Applied Physics*, vol. 124, no. 15, p. 151903, Oct. 2018, doi: 10.1063/1.5037835.
- [187] D. Ielmini, 'Modeling the Universal Set/Reset Characteristics of Bipolar RRAM by Field- and Temperature-Driven Filament Growth', *IEEE Trans. Electron Devices*, vol. 58, no. 12, pp. 4309– 4317, Dec. 2011, doi: 10.1109/TED.2011.2167513.
- [188] Y. Cassuto, S. Kvatinsky, and E. Yaakobi, 'Sneak-path constraints in memristor crossbar arrays', in 2013 IEEE International Symposium on Information Theory, Istanbul, Turkey, Jul. 2013, pp. 156–160. doi: 10.1109/ISIT.2013.6620207.
- [189] S. Ambrogio *et al.*, 'Neuromorphic Learning and Recognition With One-Transistor-One-Resistor Synapses and Bistable Metal Oxide RRAM', *IEEE Trans. Electron Devices*, vol. 63, no. 4, pp. 1508–1515, Apr. 2016, doi: 10.1109/TED.2016.2526647.
- [190] T. Serrano-Gotarredona and B. Linares-Barranco, 'Design of adaptive nano/CMOS neural architectures', in 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012), Seville, Seville, Spain, Dec. 2012, pp. 949–952. doi: 10.1109/ICECS.2012.6463504.
- [191] X. Wu, V. Saxena, K. Zhu, and S. Balagopal, 'A CMOS Spiking Neuron for Brain-Inspired Neural Networks With Resistive Synapses and In Situ Learning', *IEEE Trans. Circuits Syst. II*, vol. 62, no. 11, pp. 1088–1092, Nov. 2015, doi: 10.1109/TCSII.2015.2456372.





- [192] V. Saxena, X. Wu, I. Srivastava, and K. Zhu, 'Towards Neuromorphic Learning Machines Using Emerging Memory Devices with Brain-Like Energy Efficiency', JLPEA, vol. 8, no. 4, p. 34, Oct. 2018, doi: 10.3390/jlpea8040034.
- [193] X. Wu, V. Saxena, and K. Zhu, 'Homogeneous Spiking Neuromorphic System for Real-World Pattern Recognition', *IEEE J. Emerg. Sel. Topics Circuits Syst.*, vol. 5, no. 2, pp. 254–266, Jun. 2015, doi: 10.1109/JETCAS.2015.2433552.
- [194] P. Y. Simard, D. Steinkraus, and J. Platt, 'Best Practices for Convolutional Neural Networks Applied to Visual Document Analysis', Aug. 2003. [Online]. Available: https://www.microsoft.com/en-us/research/publication/best-practices-for-convolutionalneural-networks-applied-to-visual-document-analysis/
- [195] E. O. Neftci, C. Augustine, S. Paul, and G. Detorakis, 'Event-Driven Random Back-Propagation: Enabling Neuromorphic Deep Learning Machines', *Front. Neurosci.*, vol. 11, p. 324, Jun. 2017, doi: 10.3389/fnins.2017.00324.
- [196] T. Hirtzlin et al., 'Digital Biologically Plausible Implementation of Binarized Neural Networks With Differential Hafnium Oxide Resistive Memory Arrays', Front. Neurosci., vol. 13, p. 1383, Jan. 2020, doi: 10.3389/fnins.2019.01383.
- [197] Q. Liu et al., '33.2 A Fully Integrated Analog ReRAM Based 78.4TOPS/W Compute-In-Memory Chip with Fully Parallel MAC Computing', in 2020 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, Feb. 2020, pp. 500–502. doi: 10.1109/ISSCC19947.2020.9062953.
- [198] S. Yu et al., 'Binary neural network with 16 Mb RRAM macro chip for classification and online training', in 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, Dec. 2016, p. 16.2.1-16.2.4. doi: 10.1109/IEDM.2016.7838429.
- [199] D. Brunner, M. C. Soriano, C. R. Mirasso, and I. Fischer, 'Parallel photonic information processing at gigabyte per second data rates using transient states', *Nat Commun*, vol. 4, no. 1, p. 1364, Jun. 2013, doi: 10.1038/ncomms2368.
- [200] P. Antonik, N. Marsal, D. Brunner, and D. Rontani, 'Human action recognition with a large-scale brain-inspired photonic computer', *Nat Mach Intell*, vol. 1, no. 11, pp. 530–537, Nov. 2019, doi: 10.1038/s42256-019-0110-8.
- [201] J. Bueno *et al.*, 'Reinforcement learning in a large-scale photonic recurrent neural network', *Optica*, vol. 5, no. 6, p. 756, Jun. 2018, doi: 10.1364/OPTICA.5.000756.



